{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:29:39Z","timestamp":1730284179164,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/mwscas.2016.7870091","type":"proceedings-article","created":{"date-parts":[[2017,3,7]],"date-time":"2017-03-07T14:33:58Z","timestamp":1488897238000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Physical design of supergate cells aiming geometrical optimizations"],"prefix":"10.1109","author":[{"given":"Maicon S.","family":"Cardoso","sequence":"first","affiliation":[]},{"given":"Gustavo H.","family":"Smaniotto","sequence":"additional","affiliation":[]},{"given":"Regis","family":"Zanandrea","sequence":"additional","affiliation":[]},{"given":"Renato S.","family":"de Souza","sequence":"additional","affiliation":[]},{"given":"Leomar S.","family":"da Rosa","sequence":"additional","affiliation":[]},{"given":"Felipe de S.","family":"Marques","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.dam.2008.02.011"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647772"},{"journal-title":"Mixed Integer Linear Programming (MILP) Solver [Online]","year":"0","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2016.7451080"},{"journal-title":"Rio Grande do Sul Logics Lab Catalog of 53 Handmade Optimum Switch Networks","year":"0","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810315"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2800986.2801008"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2007.4402483"},{"key":"ref7","first-page":"41","volume":"1","author":"sutherland","year":"1998","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.895248"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/FPGA.1995.242049","article-title":"pathfinder: a negotiation-based performance-driven router for fpgas","author":"mcmurchie","year":"1995","journal-title":"Third International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2410764"}],"event":{"name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2016,10,16]]},"location":"Abu Dhabi","end":{"date-parts":[[2016,10,19]]}},"container-title":["2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7862453\/7869936\/07870091.pdf?arnumber=7870091","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,3]],"date-time":"2020-02-03T03:17:25Z","timestamp":1580699845000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7870091\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2016.7870091","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}