{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:29:41Z","timestamp":1730284181266,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/mwscas.2016.7870107","type":"proceedings-article","created":{"date-parts":[[2017,3,7]],"date-time":"2017-03-07T14:33:58Z","timestamp":1488897238000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["A low power high resolution time to digital converter for ADPLL application"],"prefix":"10.1109","author":[{"given":"Hasan","family":"Molaei","sequence":"first","affiliation":[]},{"given":"Khosrow","family":"Hajsadeghi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2009.2027777"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.858754"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123579"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el:20020961"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/el.2011.1279"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527277"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2009.5351370"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523300"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271992"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164011"},{"key":"ref3","first-page":"488","article-title":"A PVT Tolerant 0.18 MHz To 600 MHz Self-Calibrated Digital PLL in 90 nm CMOS Process","author":"lin","year":"2004","journal-title":"IEEE ISSCC"},{"key":"ref6","article-title":"A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse-Fine Time-to-Digital Converter With Subpicosecond Resolution","volume":"48","author":"lee","year":"2013","journal-title":"IEEE JSSC"},{"key":"ref5","article-title":"A 2.9–4.0-GHz Fractional-N Digital PLL With Bang-Bang Phase Detector and 560 fSrms Integrated Jitter at 4.5-mW Power","volume":"46","author":"tasca","year":"2011","journal-title":"IEEE JSSC"},{"key":"ref8","article-title":"A 3.6 mW, 90 nm CMOS Gated-Vernier Time-to-Digital Converter With an Equivalent Resolution of 3.2 ps","volume":"47","author":"lu","year":"2011","journal-title":"IEEE JSSC"},{"key":"ref7","article-title":"A9 b, 1.25 ps Resolution Coarse-Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue","volume":"43","author":"lee","year":"2008","journal-title":"IEEE JSSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910966"},{"key":"ref1","article-title":"A 1 GHz ADPLLWith a 1.25 ps Minimum-Resolution Sub-Exponent TDC in 0.18 um CMOS","volume":"45","author":"lee","year":"2010","journal-title":"IEEE JSSC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1973.4327349"}],"event":{"name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2016,10,16]]},"location":"Abu Dhabi, United Arab Emirates","end":{"date-parts":[[2016,10,19]]}},"container-title":["2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7862453\/7869936\/07870107.pdf?arnumber=7870107","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T23:49:45Z","timestamp":1506988185000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7870107\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2016.7870107","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}