{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:29:44Z","timestamp":1730284184661,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/mwscas.2016.7870144","type":"proceedings-article","created":{"date-parts":[[2017,3,7]],"date-time":"2017-03-07T14:33:58Z","timestamp":1488897238000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Efficient mixed-signal synapse multipliers for multi-layer feed-forward neural networks"],"prefix":"10.1109","author":[{"given":"Bahar","family":"Youssefi","sequence":"first","affiliation":[]},{"given":"Mitra","family":"Mirhassani","sequence":"additional","affiliation":[]},{"given":"Jonathan","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1085","article-title":"VLSI compressor design with applications to digital neural networks","volume":"47","author":"zhang","year":"2006","journal-title":"IEEE Transaction on Very Large Scale Integration (VLSI) Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20030607"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.3844\/ajassp.2007.378.385"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el.2009.0063"},{"key":"ref14","article-title":"A novel 2. 5bit SHA-less MDAC design for 10bit 100Ms pipeline ADC","author":"su","year":"2011","journal-title":"Proc ICC 2011"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2006.877535"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2007.904900"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-008-9135-3"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/82.964997"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2232321"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2067775"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.802282"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014476806076"},{"key":"ref9","first-page":"230","article-title":"High performance fault-tolerant digital neural networks","volume":"5","author":"bettola","year":"1997","journal-title":"IEEE Transaction on Computers"}],"event":{"name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2016,10,16]]},"location":"Abu Dhabi, United Arab Emirates","end":{"date-parts":[[2016,10,19]]}},"container-title":["2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7862453\/7869936\/07870144.pdf?arnumber=7870144","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T06:44:06Z","timestamp":1489819446000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7870144\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2016.7870144","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}