{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:29:45Z","timestamp":1730284185844,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/mwscas.2016.7870148","type":"proceedings-article","created":{"date-parts":[[2017,3,7]],"date-time":"2017-03-07T19:33:58Z","timestamp":1488915238000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Speed up an x86 SAME simulator using synthesizable SystemC timing models"],"prefix":"10.1109","author":[{"given":"Jianfeng","family":"An","sequence":"first","affiliation":[{"name":"School of Computer Science and Technology, Northwestern Polytechnical University, Xi'an 710072, Shaanxi Province, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute for Infocomm research (IR), A∗STAR, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363733"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844466"},{"article-title":"HAsim: Cycle-Accurate Multicore Performance Models on FPGAs,” Phd Thesis, Massachusetts Institute of Technology","year":"2011","author":"pellauer","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.36"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837390"},{"key":"ref15","article-title":"DIABLO: Using FPGAs to Simulate Novel Datacenter Network Architectures at Scale","author":"tan","year":"2013","journal-title":"presented in the 15th International Workshop on High Performance Transaction Systems (HPTS)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/511348.511349"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ITNG.2006.139"},{"year":"0","key":"ref18","article-title":"QSim: A Multicore Emulator"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557141"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749747"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The Gem5 Simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781076"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"335","DOI":"10.1145\/2370816.2370865","article-title":"Multi2Sim: A Simulation Framework for CPU-GPU Computing","author":"rafael ubal","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref7","article-title":"MacSim: A CPU-GPU Hetrili erogeneous Simulation Framework User Guide","author":"kim","year":"2012","journal-title":"from Georgia Institute of Technology"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815999"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.56"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.148"}],"event":{"name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2016,10,16]]},"location":"Abu Dhabi, United Arab Emirates","end":{"date-parts":[[2016,10,19]]}},"container-title":["2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7862453\/7869936\/07870148.pdf?arnumber=7870148","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,11]],"date-time":"2024-04-11T18:54:03Z","timestamp":1712861643000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7870148\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2016.7870148","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}