{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T10:45:32Z","timestamp":1725792332393},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/mwscas.2017.8052925","type":"proceedings-article","created":{"date-parts":[[2017,10,24]],"date-time":"2017-10-24T20:21:31Z","timestamp":1508876491000},"page":"321-324","source":"Crossref","is-referenced-by-count":2,"title":["Subthreshold SRAM: Challenges, design decisions, and solutions"],"prefix":"10.1109","author":[{"given":"Harsh N.","family":"Patel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Farah B.","family":"Yahya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benton H.","family":"Calhoun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937503"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457179"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.37"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373427"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220671"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACQED.2015.7273998"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea6020008"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479149"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.92"},{"key":"ref7","article-title":"A 55nm Ultra Low Leakage Deeply Depleted Channel technology optimized for energy minimization in subthreshold SRAM and logic","author":"patel","year":"2016","journal-title":"ESSCIRC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852162"},{"year":"0","key":"ref1"},{"key":"ref9","article-title":"A 500 fW\/bit 14 fJ\/bit-access 4kb standard-cell based sub-VT memory in 65nm CMOS","author":"meinerzhagen","year":"2012","journal-title":"ESSCIRC"}],"event":{"name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2017,8,6]]},"location":"Boston, MA, USA","end":{"date-parts":[[2017,8,9]]}},"container-title":["2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8039346\/8052834\/08052925.pdf?arnumber=8052925","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,10]],"date-time":"2021-11-10T23:51:56Z","timestamp":1636588316000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8052925\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2017.8052925","relation":{},"subject":[],"published":{"date-parts":[[2017,8]]}}}