{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:30:08Z","timestamp":1730284208390,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/mwscas.2017.8052932","type":"proceedings-article","created":{"date-parts":[[2017,10,24]],"date-time":"2017-10-24T20:21:31Z","timestamp":1508876491000},"page":"349-352","source":"Crossref","is-referenced-by-count":1,"title":["A medium-grained reconfigurable architecture targeting high-level synthesis implementation"],"prefix":"10.1109","author":[{"given":"Jason","family":"Gorski","sequence":"first","affiliation":[]},{"given":"Darrin","family":"Hanna","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"ref3","volume":"497","author":"betz","year":"2012","journal-title":"Architecture and CAD for Deep-Submicron FPGAs"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344695"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1561\/1000000005"},{"journal-title":"Xilinx","article-title":"Spartan-3a fpga family data sheet","year":"0","key":"ref11"},{"journal-title":"Xilinx","article-title":"Vivado design suite user guide: High-level synthesis","year":"0","key":"ref5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852648"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718327"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296444"},{"key":"ref2","article-title":"Generating hardware from java using self-propagating flowpaths","author":"hanna","year":"2011","journal-title":"International Conference on Embedded Systems and Applications"},{"journal-title":"VPR and T-VPACK User's Manual","year":"0","author":"contributers","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912080"}],"event":{"name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2017,8,6]]},"location":"Boston, MA, USA","end":{"date-parts":[[2017,8,9]]}},"container-title":["2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8039346\/8052834\/08052932.pdf?arnumber=8052932","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T03:38:05Z","timestamp":1643168285000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8052932\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2017.8052932","relation":{},"subject":[],"published":{"date-parts":[[2017,8]]}}}