{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:03:44Z","timestamp":1729631024889,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/mwscas.2017.8052946","type":"proceedings-article","created":{"date-parts":[[2017,10,24]],"date-time":"2017-10-24T20:21:31Z","timestamp":1508876491000},"page":"405-408","source":"Crossref","is-referenced-by-count":1,"title":["gMRAM: Gain-cell magnetoresistive random access memory for high density embedded storage and in-situ computing"],"prefix":"10.1109","author":[{"given":"Mohammad","family":"Kazemi","sequence":"first","affiliation":[]},{"given":"Mark F.","family":"Bocko","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2128150"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007155"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433948"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2468931"},{"key":"ref5","first-page":"978","article-title":"Sub-3 ns pulse with sub-100 ? A switching of lx-2x nm perpendicular MTJ for high-performance embedded STT-MRAM towards sub-20 nm CMOS","author":"saida","year":"2016","journal-title":"IEEE Symposium on VLSI Technology"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2359627"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479019"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1109\/JSSC.2015.2472598","article-title":"The Xeon processor E5–2600 v3: A 22 nm 18-core product family","volume":"51","author":"bowhill","year":"2016","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"ref9","first-page":"232","article-title":"A 14 nm FinFET 128Mb 6T SRAM with Vmin Enhancement Techniques for Low-Power Applications","author":"song","year":"2014","journal-title":"Solid-State Circuits Conference"},{"key":"ref1","first-page":"96","article-title":"POWER8: A 12-core server-class processor in 22nm SOI with 7.6 Tb\/s off-chip bandwidth","author":"fluhr","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"}],"event":{"name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2017,8,6]]},"location":"Boston, MA, USA","end":{"date-parts":[[2017,8,9]]}},"container-title":["2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8039346\/8052834\/08052946.pdf?arnumber=8052946","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,5]],"date-time":"2019-10-05T03:16:47Z","timestamp":1570245407000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8052946\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2017.8052946","relation":{},"subject":[],"published":{"date-parts":[[2017,8]]}}}