{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,10]],"date-time":"2026-05-10T03:30:50Z","timestamp":1778383850455,"version":"3.51.4"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/mwscas.2017.8052947","type":"proceedings-article","created":{"date-parts":[[2017,10,24]],"date-time":"2017-10-24T20:21:31Z","timestamp":1508876491000},"page":"409-412","source":"Crossref","is-referenced-by-count":5,"title":["Interleaved logic-in-memory architecture for energy-efficient fine-grained data processing"],"prefix":"10.1109","author":[{"given":"Kai","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Karam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090704"},{"key":"ref11","author":"lampret","year":"2001","journal-title":"OpenRISC 1200 IP Core Specification"},{"key":"ref12","article-title":"Orlksim User Guide","author":"bennett","year":"2008","journal-title":"EMBEC"},{"key":"ref13","article-title":"CACTI 5.1","author":"thoziyoor","year":"2008","journal-title":"Technical Report HPL-2008–20 HP Labs Tech Rep"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2555984"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736044"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2447531"},{"key":"ref5","first-page":"1718","article-title":"Memristor Based Computation-in-Memory Architecture for Data-Intensive Applications","author":"hamdioui","year":"2015","journal-title":"Proceedings of the 2015 Design Automation & Test in Europe Conference & Exhibition EDA Consortium"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702348"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.121"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.36"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2332538"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2015.7282213"}],"event":{"name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","location":"Boston, MA, USA","start":{"date-parts":[[2017,8,6]]},"end":{"date-parts":[[2017,8,9]]}},"container-title":["2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8039346\/8052834\/08052947.pdf?arnumber=8052947","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T03:34:41Z","timestamp":1643168081000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8052947\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2017.8052947","relation":{},"subject":[],"published":{"date-parts":[[2017,8]]}}}