{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T10:15:03Z","timestamp":1725704103003},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/mwscas.2017.8052989","type":"proceedings-article","created":{"date-parts":[[2017,10,24]],"date-time":"2017-10-24T16:21:31Z","timestamp":1508862091000},"page":"579-582","source":"Crossref","is-referenced-by-count":1,"title":["High speed ADCs for wireline applications"],"prefix":"10.1109","author":[{"given":"Mohammad Sadegh","family":"Jalali","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masum","family":"Hossain","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenneth","family":"Dyer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saman","family":"Sadr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/JSSC.2012.2216412"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TCSI.2010.2071431"},{"key":"ref10","first-page":"468","article-title":"A 3.1mW 8b 1.2GS\/s single-channel asynchronous SAR ADC with alternating comparators for enhanced speed in 32nm digital SOI CMOS","author":"kull","year":"0","journal-title":"2013 IEEE International Solid-State Circuis Conference (ISSCC)"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TCSI.2015.2418839"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/JSSC.2013.2258814"},{"year":"2016","author":"kareti","journal-title":"Considerations for 50 Gbps Backplane and Direct attached Cable Channels","key":"ref5"},{"key":"ref8","first-page":"251","article-title":"The Effect of Technology Scaling on Power Dissipation in Analog Circuits","author":"klaas","year":"2006","journal-title":"J Springer"},{"key":"ref7","first-page":"318","article-title":"A 20GS\/s 8b ADC with 1MB memory in 0.18u CMOS","author":"poutlon","year":"0","journal-title":"Int IEEE Solid-State Circuits Conf (ISSCC) 2003"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JSSC.2014.2374176"},{"key":"ref9","first-page":"74","article-title":"A 12b 2.9GS\/s DAC with IM3 <<-60dBc beyond 1 GHz in 65nm CMOS","author":"lin","year":"0","journal-title":"2009 IEEE International Solid-State Circuits Conference (ISSCC)"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ISSCC.2016.7417907"}],"event":{"name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2017,8,6]]},"location":"Boston, MA, USA","end":{"date-parts":[[2017,8,9]]}},"container-title":["2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8039346\/8052834\/08052989.pdf?arnumber=8052989","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T17:43:42Z","timestamp":1509126222000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8052989\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2017.8052989","relation":{},"subject":[],"published":{"date-parts":[[2017,8]]}}}