{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:43:07Z","timestamp":1729676587569,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/mwscas.2017.8053016","type":"proceedings-article","created":{"date-parts":[[2017,10,24]],"date-time":"2017-10-24T20:21:31Z","timestamp":1508876491000},"page":"687-690","source":"Crossref","is-referenced-by-count":1,"title":["2<sup>nd<\/sup>-Order VCO-based CT \u0394\u03a3 ADC architecture"],"prefix":"10.1109","author":[{"given":"Vaishak","family":"Prathap","sequence":"first","affiliation":[]},{"given":"Sanjeev Tannirkulam","family":"Chandrasekaran","sequence":"additional","affiliation":[]},{"given":"Arindam","family":"Sanyal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"3130","article-title":"A VCO-based analog-to-digital converter with second-order sigma-delta noise shaping","author":"park","year":"2009","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"ref11","first-page":"926","author":"yoon","year":"2014","journal-title":"A Purely-VCO-based Single-loop High-order Continuous-time ? ADC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.1428"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/82.755409"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2502160"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2218062"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239113"},{"key":"ref6","first-page":"1","article-title":"A hybrid SAR-VCO ADC with first-order noise shaping","author":"sanyal","year":"2014","journal-title":"IEEE Custom Integrated Circuits Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2168015"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1049\/el.2010.2873","article-title":"Phase-locked loop based delta-sigma ADC","volume":"46","author":"young","year":"2010","journal-title":"Electronics Letters"},{"key":"ref7","first-page":"26","article-title":"A 18.5-fJ\/step VCO-based 0-1 MASH Delta-Sigma ADC with digital background calibration","author":"sanyal","year":"2016","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917500"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2073193"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2209298"}],"event":{"name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2017,8,6]]},"location":"Boston, MA, USA","end":{"date-parts":[[2017,8,9]]}},"container-title":["2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8039346\/8052834\/08053016.pdf?arnumber=8053016","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,5]],"date-time":"2019-10-05T03:15:47Z","timestamp":1570245347000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8053016\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2017.8053016","relation":{},"subject":[],"published":{"date-parts":[[2017,8]]}}}