{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T13:06:46Z","timestamp":1769000806564,"version":"3.49.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/mwscas.2017.8053018","type":"proceedings-article","created":{"date-parts":[[2017,10,24]],"date-time":"2017-10-24T16:21:31Z","timestamp":1508862091000},"page":"695-698","source":"Crossref","is-referenced-by-count":6,"title":["Memristor based 8-bit iterative full adder with space-time notation and sneak-path protection"],"prefix":"10.1109","author":[{"given":"Kamela C.","family":"Rahman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masoodur Rahman","family":"Khan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. A.","family":"Perkowski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/15\/8\/003"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.12.005"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2504841"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2398217"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2012.10.001"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/6\/045"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357164"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2229715"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2165067"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2572726"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref9","author":"rahman","year":"2016","journal-title":"Complete Design Methodology of a Massively Parallel and Pipelined Memristive Stateful IMPLY Logic Based Reconfigurable Architecture"}],"event":{"name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","location":"Boston, MA, USA","start":{"date-parts":[[2017,8,6]]},"end":{"date-parts":[[2017,8,9]]}},"container-title":["2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8039346\/8052834\/08053018.pdf?arnumber=8053018","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T17:34:53Z","timestamp":1509125693000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8053018\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2017.8053018","relation":{},"subject":[],"published":{"date-parts":[[2017,8]]}}}