{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:42:53Z","timestamp":1729647773975,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/mwscas.2017.8053019","type":"proceedings-article","created":{"date-parts":[[2017,10,24]],"date-time":"2017-10-24T16:21:31Z","timestamp":1508862091000},"page":"699-702","source":"Crossref","is-referenced-by-count":3,"title":["Area efficient soft error tolerant RISC pipeline: Leveraging data encoding and inherent ALU redundancy"],"prefix":"10.1109","author":[{"given":"Syed Rafay","family":"Hasan","sequence":"first","affiliation":[]},{"given":"Phani","family":"Tangellapalli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Mitigation Of Soft Errors In ASIC-Based and FPGA-Based Logic Circuits","year":"2006","author":"varadarajan","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref12","first-page":"102","article-title":"Efficiently tolerating timing violations in pipelined microprocessors","author":"koushik","year":"2013","journal-title":"Proceedings of the 50th Annual Design Automation Conference"},{"key":"ref13","first-page":"1074","article-title":"Predicting timing violations through instruction-level path sensitization analysis","author":"sanghamitra","year":"2012","journal-title":"Proceedings of the 49th Annual Design Automation Conference"},{"year":"0","key":"ref14"},{"year":"0","key":"ref15"},{"year":"0","key":"ref16"},{"key":"ref4","first-page":"219","article-title":"Low Latency Recovery from Transient Faults for Pipelined Processor Architectures","author":"marcus","year":"2010","journal-title":"Digital System Design Architectures Methods and Tools (DSD) 2010 13th Euromicro Conference on"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/2.56853","article-title":"Error-control coding in computers","volume":"23","author":"eiji","year":"1990","journal-title":"Computer"},{"key":"ref6","first-page":"330","article-title":"FREP: A soft error resilient pipelined RISC architecture","author":"viney","year":"2010","journal-title":"Design & Test Symposium (EWDTS) 2010 East-West"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2006.379883"},{"key":"ref8","first-page":"586","article-title":"Efficient implementations of self-checking adders and ALUs","author":"michael","year":"1993","journal-title":"Fault-Tolerant Computing 1993 FTCS-23 Digest of Papers the Twenty-Third International Symposium on"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1966.264566"},{"journal-title":"Architecture Design for Soft Errors","year":"2011","author":"shubu","key":"ref2"},{"key":"ref1","first-page":"389","article-title":"Modeling the effect of technology trends on the soft error rate of combinational logic","author":"premkishore","year":"2002","journal-title":"Dependable Systems and Networks 2002 DSN 2002 Proceedings International Conference on"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1109\/TVLSI.2002.800526","article-title":"Carry checking\/parity prediction adders and ALUs","volume":"11","author":"michael","year":"2003","journal-title":"Very Large Scale Integration (VLSI) Systems IEEE Transactions on"}],"event":{"name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2017,8,6]]},"location":"Boston, MA, USA","end":{"date-parts":[[2017,8,9]]}},"container-title":["2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8039346\/8052834\/08053019.pdf?arnumber=8053019","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T23:15:25Z","timestamp":1570230925000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8053019\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2017.8053019","relation":{},"subject":[],"published":{"date-parts":[[2017,8]]}}}