{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T19:50:09Z","timestamp":1729626609556,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/mwscas.2017.8053192","type":"proceedings-article","created":{"date-parts":[[2017,10,24]],"date-time":"2017-10-24T20:21:31Z","timestamp":1508876491000},"page":"1394-1397","source":"Crossref","is-referenced-by-count":3,"title":["PAOA: A power and area optimization approach of reed-muller logic circuits"],"prefix":"10.1109","author":[{"given":"Xiang","family":"Wang","sequence":"first","affiliation":[]},{"given":"Mingzhe","family":"Li","sequence":"additional","affiliation":[]},{"given":"Zhenxue","family":"He","sequence":"additional","affiliation":[]},{"given":"Weike","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Cheng","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Zongmin","family":"Zhao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISKE.2010.5680868"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20020674"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/WAC.2016.7583049"},{"key":"ref5","first-page":"152","article-title":"Improvement of adaptive genetic algorithms and application in line simplification [J]","volume":"48","author":"ren","year":"0","journal-title":"Computer Engineering and Application"},{"key":"ref8","first-page":"1","article-title":"Low power mapping for AND\/XOR circuits and its application in searching the best mixed-polarity [J]","volume":"32","author":"pengjun","year":"2011","journal-title":"Journal of Semiconductors"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2015.7406962"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1306","DOI":"10.1093\/comjnl\/bxu072","article-title":"Power Optimization in Logic Synthesis for Mixed Polarity Reed-Muller Logic Circuits","volume":"58","author":"xiang","year":"2015","journal-title":"Computer Journal"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCRD.2011.5764198"},{"key":"ref1","first-page":"538","article-title":"Quaternary CMOS Combinational Logic Circuits","author":"vasundara","year":"2009","journal-title":"International Conference on Information and Multimedia Technology"}],"event":{"name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2017,8,6]]},"location":"Boston, MA, USA","end":{"date-parts":[[2017,8,9]]}},"container-title":["2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8039346\/8052834\/08053192.pdf?arnumber=8053192","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,5]],"date-time":"2019-10-05T03:16:22Z","timestamp":1570245382000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8053192\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2017.8053192","relation":{},"subject":[],"published":{"date-parts":[[2017,8]]}}}