{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T05:55:12Z","timestamp":1775454912920,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/mwscas.2017.8053199","type":"proceedings-article","created":{"date-parts":[[2017,10,24]],"date-time":"2017-10-24T20:21:31Z","timestamp":1508876491000},"page":"1422-1425","source":"Crossref","is-referenced-by-count":23,"title":["A hybrid memristor-CMOS multiplier design based on memristive universal logic gates"],"prefix":"10.1109","author":[{"given":"Mehri","family":"Teimoory","sequence":"first","affiliation":[]},{"given":"Amirali","family":"Amirsoleimani","sequence":"additional","affiliation":[]},{"given":"Arash","family":"Ahmadi","sequence":"additional","affiliation":[]},{"given":"Majid","family":"Ahmadi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527472"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2014.7050047"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2015.7300100"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.12.006"},{"key":"ref14","first-page":"473","article-title":"Memristor-Based Addition and Multiplication.","author":"swartzlander","year":"2014","journal-title":"Memristor Networks"},{"key":"ref15","first-page":"1","article-title":"Hybrid Memristor-CMOS (MeMOS) based Logic Gates and Adder Circuits","author":"singh","year":"2015","journal-title":"CoRR"},{"key":"ref4","first-page":"1","article-title":"Memristor-based material implication (imply) logic: Design principles and methodologies","author":"kvatinsky","year":"2013","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2551554"},{"key":"ref5","first-page":"1","article-title":"MRL-Memristor Ratioed Logic","author":"kvatinsky","year":"2012","journal-title":"Proceedings of the International Cellular Nanoscale Networks and Their Applications"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2016.7843030"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2606433"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.0806642106"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCI.2016.7732058"}],"event":{"name":"2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)","location":"Boston, MA, USA","start":{"date-parts":[[2017,8,6]]},"end":{"date-parts":[[2017,8,9]]}},"container-title":["2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8039346\/8052834\/08053199.pdf?arnumber=8053199","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T21:38:08Z","timestamp":1509140288000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8053199\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2017.8053199","relation":{},"subject":[],"published":{"date-parts":[[2017,8]]}}}