{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T23:42:14Z","timestamp":1725752534205},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/mwscas.2018.8623873","type":"proceedings-article","created":{"date-parts":[[2019,2,28]],"date-time":"2019-02-28T17:19:10Z","timestamp":1551374350000},"page":"174-177","source":"Crossref","is-referenced-by-count":1,"title":["A 100MS\/s 9-bit Companding SAR ADC with On-Chip Input Driver in 65nm CMOS for Multi-Carrier Communications"],"prefix":"10.1109","author":[{"given":"Anindya","family":"Saha","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saurabh","family":"Chaubey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramesh","family":"Harjani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1980.1051488"},{"key":"ref11","article-title":"An lib lGS\/s ADC with parallel sampling architecture to enhance SNDR for multi-carrier signals","author":"lin","year":"2013","journal-title":"IEEE ESSCIRC"},{"key":"ref12","first-page":"286","article-title":"A 90 db-SFDR 14b 500 MS\/s BiCMOS switched-current pipelined ADC","author":"el-chammas","year":"2015","journal-title":"IEEE ISSCC"},{"key":"ref13","first-page":"470","article-title":"A 0.076 mm2 12b 26.5 mw 600MS\/s 4x -interleaved subranging SAR-?? ADC with on-chip buffer in 28nm CMOS","author":"venca","year":"2016","journal-title":"IEEE ISSCC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/82.554425"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672032"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.972137"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169281"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-46628-6","author":"palani","year":"2017","journal-title":"Inverter-Based Circuit Design Techniques for Low Supply Voltages"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2463110"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/26.930636"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MWC.2009.4907554"},{"journal-title":"Analog Design Essentials","year":"2006","author":"sansen","key":"ref9"}],"event":{"name":"2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2018,8,5]]},"location":"Windsor, ON, Canada","end":{"date-parts":[[2018,8,8]]}},"container-title":["2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8610060\/8623819\/08623873.pdf?arnumber=8623873","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,21]],"date-time":"2021-07-21T17:21:37Z","timestamp":1626888097000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8623873\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2018.8623873","relation":{},"subject":[],"published":{"date-parts":[[2018,8]]}}}