{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T17:50:21Z","timestamp":1764784221503,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/mwscas.2018.8623910","type":"proceedings-article","created":{"date-parts":[[2019,4,15]],"date-time":"2019-04-15T18:23:31Z","timestamp":1555352611000},"page":"582-586","source":"Crossref","is-referenced-by-count":7,"title":["MCML Dynamic Register Design"],"prefix":"10.1109","author":[{"given":"Neeta","family":"Pandey","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kirti","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bharat","family":"Choudhary","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.03.007"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2010.5696090"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RME.2007.4401856"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.906983"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-012-0019-1"},{"key":"ref5","first-page":"259","article-title":"Low-Voltage MOS Current Mode Logic Multiplexer","volume":"22","author":"gupta","year":"2013","journal-title":"Radioengineering Journal"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-015-0587-y"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1155\/2013\/217674"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2009.5274960"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1007\/1-4020-2888-1","author":"alioto","year":"2005","journal-title":"Model and Design of Bipolar and MOS Current-Mode Logic (CML ECL and SCL Digital Circuits)"},{"journal-title":"Digital Integrated Circuits (A Design Perspective)","year":"2003","author":"rabaey","key":"ref9"},{"journal-title":"Principles of CMOS VLSI Design A System Perspective","year":"2004","author":"weste","key":"ref1"}],"event":{"name":"2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2018,8,5]]},"location":"Windsor, ON, Canada","end":{"date-parts":[[2018,8,8]]}},"container-title":["2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8610060\/8623819\/08623910.pdf?arnumber=8623910","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,6]],"date-time":"2020-12-06T07:47:05Z","timestamp":1607240825000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8623910\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2018.8623910","relation":{},"subject":[],"published":{"date-parts":[[2018,8]]}}}