{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:31:48Z","timestamp":1730284308508,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/mwscas.2018.8624012","type":"proceedings-article","created":{"date-parts":[[2019,2,28]],"date-time":"2019-02-28T22:19:10Z","timestamp":1551392350000},"page":"1126-1129","source":"Crossref","is-referenced-by-count":1,"title":["On the Functional Verification of Dynamic Partial Reconfiguration"],"prefix":"10.1109","author":[{"given":"Islam","family":"Ahmed","sequence":"first","affiliation":[]},{"given":"Hassan","family":"Mostafa","sequence":"additional","affiliation":[]},{"given":"Ahmed Nader","family":"Mohieldin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132709"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2018.8368552"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203467"},{"journal-title":"Assertion-Based Verification using System Verilog","year":"0","author":"litterick","key":"ref13"},{"key":"ref14","first-page":"120","article-title":"Synthesizable SystemVerilog Assertions as a Methodology for SoC Verification","author":"kastelan","year":"0","journal-title":"First Eastern European Conference on the Engineering of Computer Based Systems"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2016.7843024"},{"journal-title":"Questa Connectivity Check Formal Application","year":"0","key":"ref16"},{"key":"ref17","first-page":"498","article-title":"On the use of Dynamic Partial Reconfiguration for MultiBand\/MultiStandard Software Defined Radio","author":"sadek","year":"0","journal-title":"Proc Int Conf Electronics Circuits Systems (ICECS)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1002\/dac.3342"},{"journal-title":"Questa CDC and Formal Functional Verification","year":"0","key":"ref19"},{"journal-title":"IEEE Standard for SystemVerilog - Unified Hardware Design Specification and Verification Language","year":"0","key":"ref4"},{"volume":"2016 1","journal-title":"Partial Reconfiguration User Guide","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FDL.2008.4641421"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-46117-5_17"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.18"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297681"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2018.8585494"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/NGCAS.2017.17"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090805"}],"event":{"name":"2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2018,8,5]]},"location":"Windsor, ON, Canada","end":{"date-parts":[[2018,8,8]]}},"container-title":["2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8610060\/8623819\/08624012.pdf?arnumber=8624012","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T01:45:42Z","timestamp":1598233542000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8624012\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2018.8624012","relation":{},"subject":[],"published":{"date-parts":[[2018,8]]}}}