{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T18:40:17Z","timestamp":1764873617302,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/mwscas.2018.8624067","type":"proceedings-article","created":{"date-parts":[[2019,2,28]],"date-time":"2019-02-28T22:19:10Z","timestamp":1551392350000},"page":"500-503","source":"Crossref","is-referenced-by-count":7,"title":["Low Power Approximate Multipliers With Truncated Carry Propagation for LSBs"],"prefix":"10.1109","author":[{"given":"Praveen","family":"Yadav","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anirudha","family":"Pandey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manikantta Reddy","family":"K.","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ravi Prasad","family":"K.J.","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vasantha","family":"M.H.","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nithin Kumar","family":"Y.B.","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2012863"},{"key":"ref10","article-title":"A low-power, high-performance approximate multiplier with configurable partial error recovery","author":"liu","year":"2014","journal-title":"Proc Conf Design Autom Test Eur"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2308214"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","article-title":"Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing","volume":"18","author":"zhu","year":"2010","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref8","first-page":"14","article-title":"Some schemes for parallel multipliers","author":"dadda","year":"1964","journal-title":"IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2535398"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2643639"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SMARTSENS.2015.7873593"}],"event":{"name":"2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2018,8,5]]},"location":"Windsor, ON, Canada","end":{"date-parts":[[2018,8,8]]}},"container-title":["2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8610060\/8623819\/08624067.pdf?arnumber=8624067","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T23:35:44Z","timestamp":1598225744000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8624067\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2018.8624067","relation":{},"subject":[],"published":{"date-parts":[[2018,8]]}}}