{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,16]],"date-time":"2025-07-16T13:19:04Z","timestamp":1752671944967,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1109\/mwscas.2019.8885323","type":"proceedings-article","created":{"date-parts":[[2019,10,31]],"date-time":"2019-10-31T23:44:38Z","timestamp":1572565478000},"page":"904-907","source":"Crossref","is-referenced-by-count":4,"title":["Novel Control Unit Design for a High-Speed SHA-3 Architecture"],"prefix":"10.1109","author":[{"given":"Pranav","family":"Gangwar","sequence":"first","affiliation":[]},{"given":"Neeta","family":"Pandey","sequence":"additional","affiliation":[]},{"given":"Rajeshwari","family":"Pandey","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Standard Secure Hash PUB FIPS 180-2","year":"2002","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.6028\/NIST.FIPS.202"},{"key":"ref12","article-title":"Comparing Hardware Performance of Round 3 SHA-3 Candidates using Multiple Hardware Architectures in Xilinx and Altera FPGAs","author":"homsirikamol","year":"2012","journal-title":"Cryptology ePrint Archive Report 2005\/368"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.24"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISIVC.2016.7894001"},{"key":"ref15","first-page":"1","author":"guido","year":"2011","journal-title":"Cryptographic Sponge Functions"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-25578-6_20"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2016.7857176"},{"key":"ref18","article-title":"Evaluation Of Compact FPGA Implementations For All SHA-3 Finalists","author":"jungk","year":"2012","journal-title":"Third SHA-3 Candidate Conference"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.84"},{"key":"ref4","article-title":"Hash file system and method for use in a commonality factoring system","author":"moulton","year":"2004","journal-title":"US Patent"},{"key":"ref3","first-page":"258","article-title":"Proofs of work and breadpudding protocols","author":"jakobsson","year":"1999","journal-title":"Proc Commun Multimedia Security"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/6046.923823"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14623-7_34"},{"journal-title":"FIPS PUB 180 - Secure Hash Standard","year":"1993","key":"ref8"},{"key":"ref7","article-title":"Method for seeding a pseudo-random number generator with a cryptographic hash of a digitization of a chaotic system","author":"noll","year":"1998","journal-title":"US Patent"},{"key":"ref2","article-title":"Re-initialization of an iterated hash function secure password system over an insecure network connection","author":"anderson","year":"1998","journal-title":"US Patent"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"369","DOI":"10.1007\/3-540-48184-2_32","article-title":"A digital signature based on a conventional encryption function","volume":"293","author":"merkle","year":"0","journal-title":"Advances in Cryptology ? CRYPTO '87"},{"journal-title":"FIPS PUB 180-1 Secure Hash Standard","year":"1995","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/GCCE.2014.7031105"},{"key":"ref22","first-page":"1","article-title":"Efficient hardware implementations and hardware performance evaluation of SHA-3 finalists","author":"latif","year":"2012","journal-title":"Proc Conf SHA-3 Candidate"},{"key":"ref21","article-title":"Comparing Hardware Performance of Fourteen Round Two SHA-3 Candidates Using FPGAs","author":"homsirikamol","year":"2010","journal-title":"Cryptology EPrint Archive Report 2010\/499"}],"event":{"name":"2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2019,8,4]]},"location":"Dallas, TX, USA","end":{"date-parts":[[2019,8,7]]}},"container-title":["2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8882388\/8884793\/08885323.pdf?arnumber=8885323","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:52:40Z","timestamp":1658094760000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8885323\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2019.8885323","relation":{},"subject":[],"published":{"date-parts":[[2019,8]]}}}