{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:04:21Z","timestamp":1751094261025},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,8,9]],"date-time":"2021-08-09T00:00:00Z","timestamp":1628467200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,8,9]],"date-time":"2021-08-09T00:00:00Z","timestamp":1628467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,8,9]],"date-time":"2021-08-09T00:00:00Z","timestamp":1628467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,8,9]]},"DOI":"10.1109\/mwscas47672.2021.9531804","type":"proceedings-article","created":{"date-parts":[[2021,9,13]],"date-time":"2021-09-13T22:17:52Z","timestamp":1631571472000},"page":"816-819","source":"Crossref","is-referenced-by-count":5,"title":["EMC: Efficient Muller C-Element Implementation for High Bit-width Asynchronous Applications"],"prefix":"10.1109","author":[{"given":"John M.","family":"Emmert","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sara A.","family":"VanDewerker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Analysis of a Two-Stage Voltage Divider for Logic Reduction in an Asynchronous Register","author":"taylor","year":"2014","journal-title":"M S thesis"},{"key":"ref11","article-title":"One-Hot Muller C-Elements and Circuits Using One-Hot Muller C-Elements","author":"faribanks","year":"2002","journal-title":"U S Patent 6 486 700 B1"},{"key":"ref12","article-title":"Two-Stage Muller C-Element","author":"faribanks","year":"2001","journal-title":"Patent WO 01\/22591 A1"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el:19931118"},{"key":"ref14","article-title":"Gate and Throughput Optimizations for NULL Convention Self-Timed Digital Circuits","author":"smith","year":"2001","journal-title":"Ph D Dissertation"},{"key":"ref15","first-page":"178","article-title":"Design and Characterization of NULL Convention Arithmetic Logic Units","author":"bandapati","year":"2003","journal-title":"The 2003 Int Conf on VLSI"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016884"},{"key":"ref17","first-page":"143","article-title":"Completion-Completeness for NULL Convention Digital Circuits Utilizing the Bit-wise Completion Strategy","author":"smith","year":"2003","journal-title":"The 2003 Int Conf on VLSI"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000311"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687425"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1996.542821"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1992.270231"},{"key":"ref8","first-page":"204","article-title":"A Theory of Asynchronous Circuits","author":"muller","year":"1959","journal-title":"Proc of the Int Symp on Theory of Switching Part 1"},{"key":"ref7","article-title":"Theory of Asynchronous Circuits","author":"muller","year":"1955","journal-title":"Report No 66"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref1","first-page":"388","article-title":"Differential power analysis","author":"kocher","year":"1999","journal-title":"Annu Int Cryptology Conf"},{"key":"ref9","article-title":"H flip-flop","author":"stepchenkov","year":"2009","journal-title":"RU Patent 2371842"}],"event":{"name":"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2021,8,9]]},"location":"Lansing, MI, USA","end":{"date-parts":[[2021,8,11]]}},"container-title":["2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9531648\/9531647\/09531804.pdf?arnumber=9531804","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:45:40Z","timestamp":1652197540000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9531804\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/mwscas47672.2021.9531804","relation":{},"subject":[],"published":{"date-parts":[[2021,8,9]]}}}