{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T16:13:38Z","timestamp":1725725618748},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,8,9]],"date-time":"2021-08-09T00:00:00Z","timestamp":1628467200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,8,9]],"date-time":"2021-08-09T00:00:00Z","timestamp":1628467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,8,9]],"date-time":"2021-08-09T00:00:00Z","timestamp":1628467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,8,9]]},"DOI":"10.1109\/mwscas47672.2021.9531865","type":"proceedings-article","created":{"date-parts":[[2021,9,13]],"date-time":"2021-09-13T22:17:52Z","timestamp":1631571472000},"page":"445-448","source":"Crossref","is-referenced-by-count":6,"title":["Full CMOS Implementation of Bidirectional Associative Memory Neural Network with Analog Memristive Synapse"],"prefix":"10.1109","author":[{"given":"Sahibia Kaur","family":"Vohra","sequence":"first","affiliation":[]},{"given":"Sherin","family":"Thomas","sequence":"additional","affiliation":[]},{"given":"Mahendra","family":"Sakare","sequence":"additional","affiliation":[]},{"given":"Devarshi Mrinal","family":"Das","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2019.8885023"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/21.87054"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2005.863420"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2456372"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2014.14.3.356"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISPACS.2017.8266575"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2019.2961569"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2018.8605612"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2533298"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TETCI.2020.3005703"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2008.4687366"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref9","first-page":"190","article-title":"A compact CMOS memristor emulator circuit and its applications","author":"saxena","year":"2019","journal-title":"Midwest Symposium on Circuits and Systems"}],"event":{"name":"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2021,8,9]]},"location":"Lansing, MI, USA","end":{"date-parts":[[2021,8,11]]}},"container-title":["2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9531648\/9531647\/09531865.pdf?arnumber=9531865","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:45:39Z","timestamp":1652197539000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9531865\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8,9]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/mwscas47672.2021.9531865","relation":{},"subject":[],"published":{"date-parts":[[2021,8,9]]}}}