{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T17:59:18Z","timestamp":1776880758633,"version":"3.51.2"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,8,9]],"date-time":"2021-08-09T00:00:00Z","timestamp":1628467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,8,9]],"date-time":"2021-08-09T00:00:00Z","timestamp":1628467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,8,9]]},"DOI":"10.1109\/mwscas47672.2021.9531878","type":"proceedings-article","created":{"date-parts":[[2021,9,13]],"date-time":"2021-09-13T22:17:52Z","timestamp":1631571472000},"page":"112-115","source":"Crossref","is-referenced-by-count":13,"title":["Comparison of Real-Valued FFT Architectures for Low-Throughput Applications using FPGA"],"prefix":"10.1109","author":[{"given":"Sai","family":"Sanjeet","sequence":"first","affiliation":[{"name":"Indian Institute of Technology,Department of Electronics and Electrical Communication Engineering,Kharagpur,India,721302"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bibhu Datta","family":"Sahoo","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,Department of Electronics and Electrical Communication Engineering,Kharagpur,India,721302"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keshab K.","family":"Parhi","sequence":"additional","affiliation":[{"name":"University of Minnesota,Department of Electrical and Computer Engineering,Minneapolis,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2017125"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530862"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2873720"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2495724"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2268411"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2147338"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2273841"},{"key":"ref9","year":"0"},{"key":"ref1","article-title":"Theory and Application of Digital Signal Processing","author":"rabiner","year":"1975"}],"event":{"name":"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","location":"Lansing, MI, USA","start":{"date-parts":[[2021,8,9]]},"end":{"date-parts":[[2021,8,11]]}},"container-title":["2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9531648\/9531647\/09531878.pdf?arnumber=9531878","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,2]],"date-time":"2022-08-02T23:11:55Z","timestamp":1659481915000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9531878\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/mwscas47672.2021.9531878","relation":{},"subject":[],"published":{"date-parts":[[2021,8,9]]}}}