{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T16:34:22Z","timestamp":1779381262741,"version":"3.53.1"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,8,9]],"date-time":"2021-08-09T00:00:00Z","timestamp":1628467200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,8,9]],"date-time":"2021-08-09T00:00:00Z","timestamp":1628467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,8,9]],"date-time":"2021-08-09T00:00:00Z","timestamp":1628467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,8,9]]},"DOI":"10.1109\/mwscas47672.2021.9531908","type":"proceedings-article","created":{"date-parts":[[2021,9,13]],"date-time":"2021-09-13T22:17:52Z","timestamp":1631571472000},"page":"97-100","source":"Crossref","is-referenced-by-count":5,"title":["Open-Source Memory Compiler for Automatic RRAM Generation and Verification"],"prefix":"10.1109","author":[{"given":"Dimitrios Dimitris","family":"Antoniadis","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Peilong","family":"Feng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrea","family":"Mifsud","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Timothy G.","family":"Constandinou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-019-55322-4"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1038\/nature06932","article-title":"The missing memristor found","volume":"453","author":"strukov","year":"2008","journal-title":"Nature"},{"key":"ref15","first-page":"1","article-title":"A ReRAM memory compiler with layout-precise performance evaluation","author":"lee","year":"0","journal-title":"2019 IEEE SOI-3D-Subthres Microelectronics Tech Unified Conf"},{"key":"ref16","volume":"12","author":"wicht","year":"2003","journal-title":"Current Sense Amplifiers for Embedded SRAM in High-Performance System-on-a-Chip Designs For Embedded SRAM in High-Performance System-on-a-Chip Designs"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.1991.246706"},{"key":"ref18","first-page":"569","article-title":"Read circuits for resistive memory (ReRAM) and memristor-based nonvolatile Logics","author":"chang","year":"0"},{"key":"ref19","year":"2021","journal-title":"Cadence SKILL Language Reference Product Version ICADVM20 1"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378778"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980098"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2010.5491802"},{"key":"ref5","article-title":"FabMem: A multiported RAM and CAM compiler for superscalar design space exploration","author":"shah","year":"2010"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310253"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EWME.2014.6877402"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.006"},{"key":"ref9","article-title":"Hybrid CMOS\/memristor circuit design methodology","author":"maheshwari","year":"2021"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1186\/s11671-020-03299-9"},{"key":"ref20","year":"2021","journal-title":"Cadence SKILL Language User Guide - Product Version IC6 1 7"},{"key":"ref22","article-title":"Calibre® Interactive™ (New GUI) User’s Manual","year":"2020","journal-title":"Mentor Siemens"},{"key":"ref21","article-title":"Calibre® Verification User’s Manual","year":"2020","journal-title":"Mentor Siemens"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164300"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2237572"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/AEEICB.2016.7538307"},{"key":"ref25","first-page":"1192","article-title":"A 0.7 v single-supply sram with 0.495 µm2 cell in 65 nm technology utilizing self-write-back sense amplifier and cascaded bit line scheme","volume":"44","author":"kushida","year":"2009","journal-title":"IEEE JSSC"}],"event":{"name":"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","location":"Lansing, MI, USA","start":{"date-parts":[[2021,8,9]]},"end":{"date-parts":[[2021,8,11]]}},"container-title":["2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9531648\/9531647\/09531908.pdf?arnumber=9531908","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:45:39Z","timestamp":1652197539000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9531908\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8,9]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/mwscas47672.2021.9531908","relation":{},"subject":[],"published":{"date-parts":[[2021,8,9]]}}}