{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:09:44Z","timestamp":1740100184952,"version":"3.37.3"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,8,9]],"date-time":"2021-08-09T00:00:00Z","timestamp":1628467200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,8,9]],"date-time":"2021-08-09T00:00:00Z","timestamp":1628467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,8,9]],"date-time":"2021-08-09T00:00:00Z","timestamp":1628467200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,8,9]]},"DOI":"10.1109\/mwscas47672.2021.9531919","type":"proceedings-article","created":{"date-parts":[[2021,9,13]],"date-time":"2021-09-13T22:17:52Z","timestamp":1631571472000},"page":"158-161","source":"Crossref","is-referenced-by-count":1,"title":["CAPC: A Configurable Analog Pop-Count Circuit for Near-Memory Binary Neural Networks"],"prefix":"10.1109","author":[{"given":"F.","family":"Jebali","sequence":"first","affiliation":[]},{"given":"A.","family":"Majumdar","sequence":"additional","affiliation":[]},{"given":"A.","family":"Laborieux","sequence":"additional","affiliation":[]},{"given":"T.","family":"Hirtzlin","sequence":"additional","affiliation":[]},{"given":"E.","family":"Vianello","sequence":"additional","affiliation":[]},{"given":"J.P.","family":"Walder","sequence":"additional","affiliation":[]},{"given":"M.","family":"Bocquet","sequence":"additional","affiliation":[]},{"given":"D.","family":"Querlioz","sequence":"additional","affiliation":[]},{"given":"J. M.","family":"Portal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365788"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858419"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/nature14441"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s42514-019-00014-8"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-018-0180-5"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2418155"},{"key":"ref4","first-page":"525","article-title":"Xnor-net: Imagenet classification using binary convolutional neural networks","author":"rastegari","year":"2016","journal-title":"Proc ECCV"},{"article-title":"Binarized neural networks: Training deep neural networks with weights and activations constrained to+ 1 or-1","year":"2016","author":"courbariaux","key":"ref3"},{"key":"ref6","first-page":"158","article-title":"An always-on 3.8 µj\/86% cifar-10 mixed-signal binary cnn processor with all memory on chip in 28-nm cmos","volume":"54","author":"bankman","year":"2019","journal-title":"IEEE JSSC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH47378.2019.181284"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2019.01383"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2872455"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0059-3"},{"key":"ref1","article-title":"Ai at the edge: A gigaom research byte","author":"reese","year":"2019","journal-title":"GigaOM"},{"journal-title":"Input-Splitting of Large Neural Networks for Power-Efficient Accelerator With Resistive Crossbar Memory Array","year":"2018","author":"kim","key":"ref9"}],"event":{"name":"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2021,8,9]]},"location":"Lansing, MI, USA","end":{"date-parts":[[2021,8,11]]}},"container-title":["2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9531648\/9531647\/09531919.pdf?arnumber=9531919","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:45:39Z","timestamp":1652197539000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9531919\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8,9]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/mwscas47672.2021.9531919","relation":{},"subject":[],"published":{"date-parts":[[2021,8,9]]}}}