{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:27:03Z","timestamp":1730284023862,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/mwscas48704.2020.9184477","type":"proceedings-article","created":{"date-parts":[[2020,9,2]],"date-time":"2020-09-02T16:53:58Z","timestamp":1599065638000},"page":"21-24","source":"Crossref","is-referenced-by-count":1,"title":["Exploiting Dual-Rail Register Invariants for Equivalence Verification of NCL Circuits"],"prefix":"10.1109","author":[{"given":"Son N.","family":"Le","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudarshan K.","family":"Srinivasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Scott C.","family":"Smith","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-40922-X_11"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/PBCS061E_ch15"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea5020081"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"337","DOI":"10.1007\/978-3-540-78800-3_24","article-title":"Z3: An efficient SMT solver","volume":"4963","author":"de moura","year":"2008","journal-title":"TACAS Ser Lecture Notes in Computer Science"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702098"},{"key":"ref2","first-page":"663","article-title":"Asynchronous Digital Circuits","author":"di","year":"2012","journal-title":"Extreme Environment Electronics"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1109\/ASAP.1996.542821","article-title":"NULL Convention Logic: A Complete and Consistent Logic for Asynchronous Digital Circuit Synthesis","author":"fant","year":"1996","journal-title":"International Conference on Application Specific Systems Architectures and Processors"}],"event":{"name":"2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2020,8,9]]},"location":"Springfield, MA, USA","end":{"date-parts":[[2020,8,12]]}},"container-title":["2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9178719\/9184428\/09184477.pdf?arnumber=9184477","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T17:58:28Z","timestamp":1656439108000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9184477\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/mwscas48704.2020.9184477","relation":{},"subject":[],"published":{"date-parts":[[2020,8]]}}}