{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T01:49:37Z","timestamp":1725587377564},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/mwscas48704.2020.9184487","type":"proceedings-article","created":{"date-parts":[[2020,9,2]],"date-time":"2020-09-02T20:53:58Z","timestamp":1599080038000},"page":"1084-1087","source":"Crossref","is-referenced-by-count":0,"title":["Optimizing the Montgomery Modular Multiplier for a Power- and Area-Efficient Hardware Architecture"],"prefix":"10.1109","author":[{"given":"Mateus Terribele","family":"Leme","sequence":"first","affiliation":[]},{"given":"Guilherme","family":"Paim","sequence":"additional","affiliation":[]},{"given":"Leandro M. G","family":"Rocha","sequence":"additional","affiliation":[]},{"given":"Patricia","family":"Ucker","sequence":"additional","affiliation":[]},{"given":"Vitor G.","family":"Lima","sequence":"additional","affiliation":[]},{"given":"Rafael","family":"Soares","sequence":"additional","affiliation":[]},{"given":"Eduardo A. C.","family":"da Costa","sequence":"additional","affiliation":[]},{"given":"Sergio","family":"Bampi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Synthesis of Arithmetic Circuits FPGA ASIC and Embedded Systems","year":"2006","author":"deschamps","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04101-3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-81-322-1937-8"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2728802"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.2307\/2007970"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3390\/s18082660"}],"event":{"name":"2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2020,8,9]]},"location":"Springfield, MA, USA","end":{"date-parts":[[2020,8,12]]}},"container-title":["2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9178719\/9184428\/09184487.pdf?arnumber=9184487","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:51:10Z","timestamp":1656453070000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9184487\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/mwscas48704.2020.9184487","relation":{},"subject":[],"published":{"date-parts":[[2020,8]]}}}