{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T00:05:39Z","timestamp":1780445139162,"version":"3.54.1"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/mwscas48704.2020.9184629","type":"proceedings-article","created":{"date-parts":[[2020,9,2]],"date-time":"2020-09-02T16:53:58Z","timestamp":1599065638000},"page":"37-40","source":"Crossref","is-referenced-by-count":9,"title":["Implementation of FinFET Based Static NCL Threshold Gates: An Analysis of Design Choice"],"prefix":"10.1109","author":[{"given":"Ashiq A.","family":"Sakib","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Abir A.","family":"Akib","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Scott C.","family":"Smith","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"319","article-title":"Gate oxide scaling limits and projection","author":"hu","year":"1996","journal-title":"International Electron Devices Meeting Technical Digest"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2191931"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICEDSS.2017.8073675"},{"key":"ref13","article-title":"Multiple independent gate field effect transistors-device process applications","author":"mathew","year":"2005","journal-title":"in Freescale Semiconductors Inc ECS SOI Conference"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.2200\/S00202ED1V01Y200907DCS023"},{"key":"ref15","article-title":"FinFET Design, manufacturability, and reliability","author":"kawa","year":"0","journal-title":"DesignWare Technical Bulletin Synopsys"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601953"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/16.568045"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2004.1391558"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2012.6379003"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836983"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.26"},{"key":"ref6","first-page":"149","article-title":"Checking delay-insensitivity: 104 gates and beyond","author":"neukom","year":"2002","journal-title":"Proc 8th Int Symp Asynchron Circuits Syst"},{"key":"ref5","first-page":"309","article-title":"Sudarshan: ‘Formal verification of NCL circuits’, ‘Asynchronous Circuit Applications’","author":"sakib","year":"0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2013.10"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2937087"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.14"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1109\/ASAP.1996.542821","article-title":"NULL Convention Logic: A Complete and Consistent Logic for Asynchronous Digital Circuit Synthesis","author":"fant","year":"1996","journal-title":"International Conference on Application Specific Systems Architectures and Processors"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702098"},{"key":"ref20","article-title":"45nm sub-circuit model for FinFET (double-gate)","year":"0","journal-title":"Predictive Technology Model"},{"key":"ref21","article-title":"A Review Paper on CMOS, SOI and FinFET Technology","author":"vora","year":"2017"}],"event":{"name":"2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)","location":"Springfield, MA, USA","start":{"date-parts":[[2020,8,9]]},"end":{"date-parts":[[2020,8,12]]}},"container-title":["2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9178719\/9184428\/09184629.pdf?arnumber=9184629","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T17:56:11Z","timestamp":1656438971000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9184629\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/mwscas48704.2020.9184629","relation":{},"subject":[],"published":{"date-parts":[[2020,8]]}}}