{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T01:50:06Z","timestamp":1725587406558},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/mwscas48704.2020.9184639","type":"proceedings-article","created":{"date-parts":[[2020,9,2]],"date-time":"2020-09-02T20:53:58Z","timestamp":1599080038000},"page":"33-36","source":"Crossref","is-referenced-by-count":0,"title":["Further Speedup of a Large Word-Width High-Speed Asynchronous Multiply and Accumulate Unit"],"prefix":"10.1109","author":[{"given":"Nauman","family":"Jalil","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Scott C.","family":"Smith","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2005.12.002"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(01)00013-X"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.2200\/S00202ED1V01Y200907DCS023"},{"year":"0","key":"ref5"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1109\/ASAP.1996.542821","article-title":"NULL Convention Logic: A Complete and Consistent Logic for Asynchronous Digital Circuit Synthesis","author":"fant","year":"1996","journal-title":"International Conference on Application Specific Systems Architectures and Processors"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2009.5236047"}],"event":{"name":"2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2020,8,9]]},"location":"Springfield, MA, USA","end":{"date-parts":[[2020,8,12]]}},"container-title":["2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9178719\/9184428\/09184639.pdf?arnumber=9184639","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:58:29Z","timestamp":1656453509000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9184639\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/mwscas48704.2020.9184639","relation":{},"subject":[],"published":{"date-parts":[[2020,8]]}}}