{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,17]],"date-time":"2025-05-17T09:02:38Z","timestamp":1747472558752,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/mwscas48704.2020.9184652","type":"proceedings-article","created":{"date-parts":[[2020,9,2]],"date-time":"2020-09-02T20:53:58Z","timestamp":1599080038000},"page":"558-561","source":"Crossref","is-referenced-by-count":3,"title":["Design of ternary logic inverter using quantum dot gate nonvolatile memory (QDNVM)"],"prefix":"10.1109","author":[{"given":"Supriya","family":"Karmakar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.713314"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.jal.2016.01.001"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2014.0202"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s11664-011-1685-y"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s12633-014-9252-9"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19960710"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/mnl.2015.0200"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s12633-018-9879-z"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s11760-015-0773-5"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1080\/00207218708939123","article-title":"Applications of multi-valued logic to testing of binary and MVL circuits","volume":"63","author":"serra","year":"2007","journal-title":"International Journal of Electronics"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s11760-015-0773-5"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675860"}],"event":{"name":"2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2020,8,9]]},"location":"Springfield, MA, USA","end":{"date-parts":[[2020,8,12]]}},"container-title":["2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9178719\/9184428\/09184652.pdf?arnumber=9184652","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:56:10Z","timestamp":1656453370000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9184652\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/mwscas48704.2020.9184652","relation":{},"subject":[],"published":{"date-parts":[[2020,8]]}}}