{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T08:07:50Z","timestamp":1764144470925,"version":"3.46.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,8,10]],"date-time":"2025-08-10T00:00:00Z","timestamp":1754784000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,8,10]],"date-time":"2025-08-10T00:00:00Z","timestamp":1754784000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,8,10]]},"DOI":"10.1109\/mwscas53549.2025.11244410","type":"proceedings-article","created":{"date-parts":[[2025,11,25]],"date-time":"2025-11-25T18:26:55Z","timestamp":1764095215000},"page":"1036-1039","source":"Crossref","is-referenced-by-count":0,"title":["Design and Optimization of On-Chip Interconnects for Cryogenic Operation"],"prefix":"10.1109","author":[{"given":"Ali H.","family":"Hassan","sequence":"first","affiliation":[{"name":"University of California,Department of Electrical and Computer Engineering,Los Angeles,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nathan","family":"Lang","sequence":"additional","affiliation":[{"name":"University of California,Department of Electrical and Computer Engineering,Los Angeles,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Puneet","family":"Gupta","sequence":"additional","affiliation":[{"name":"University of California,Department of Electrical and Computer Engineering,Los Angeles,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudhakar","family":"Pamarti","sequence":"additional","affiliation":[{"name":"University of California,Department of Electrical and Computer Engineering,Los Angeles,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Kong Ken","family":"Yang","sequence":"additional","affiliation":[{"name":"University of California,Department of Electrical and Computer Engineering,Los Angeles,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3070133"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720573"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019436"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265065"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3081043"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2005.863244"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-26708-6_8"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3508673"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS60917.2024.10658785"}],"event":{"name":"2025 IEEE 68th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2025,8,10]]},"location":"Lansing\/E. Lansing, MI, USA","end":{"date-parts":[[2025,8,13]]}},"container-title":["2025 IEEE 68th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11244376\/11244306\/11244410.pdf?arnumber=11244410","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T08:03:52Z","timestamp":1764144232000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11244410\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8,10]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/mwscas53549.2025.11244410","relation":{},"subject":[],"published":{"date-parts":[[2025,8,10]]}}}