{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T12:36:38Z","timestamp":1764333398526},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,8,6]],"date-time":"2023-08-06T00:00:00Z","timestamp":1691280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,6]],"date-time":"2023-08-06T00:00:00Z","timestamp":1691280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100008676","name":"Canadian Microelectronics Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100008676","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,8,6]]},"DOI":"10.1109\/mwscas57524.2023.10405922","type":"proceedings-article","created":{"date-parts":[[2024,1,31]],"date-time":"2024-01-31T18:29:15Z","timestamp":1706725755000},"page":"202-206","source":"Crossref","is-referenced-by-count":1,"title":["Design Space Exploration in the Physical-Design of an AI-Processor at 12 nm Using Relative-Placement Methodology"],"prefix":"10.1109","author":[{"given":"Mohit","family":"Sharma","sequence":"first","affiliation":[{"name":"University of Windsor,Dept. of ECE,Windsor,ON,Canada"}]},{"given":"Pavel","family":"Sinha","sequence":"additional","affiliation":[{"name":"Aarish Technologies Inc.,Brossard,QC,Canada"}]},{"given":"Doni","family":"Dattani","sequence":"additional","affiliation":[{"name":"Aarish Technologies Inc.,Brossard,QC,Canada"}]},{"given":"Mohammed","family":"Khalid","sequence":"additional","affiliation":[{"name":"University of Windsor,Dept. of ECE,Windsor,ON,Canada"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/date.2019.8714812"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3505170.3506731"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2019.00028"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3390\/electronics11060945"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/hpec43674.2020.9286149"},{"key":"ref6","article-title":"Configurable Processor for implementing convolution neural networks","volume-title":"Patent PCT\/IB2020\/000609","author":"Sinha","year":"2021"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3057921"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3047724"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942168"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203819"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.927760"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593206"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428007"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2478963"}],"event":{"name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2023,8,6]]},"location":"Tempe, AZ, USA","end":{"date-parts":[[2023,8,9]]}},"container-title":["2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10405424\/10405847\/10405922.pdf?arnumber=10405922","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,2]],"date-time":"2024-02-02T00:03:20Z","timestamp":1706832200000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10405922\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8,6]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/mwscas57524.2023.10405922","relation":{},"subject":[],"published":{"date-parts":[[2023,8,6]]}}}