{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,7]],"date-time":"2025-08-07T09:20:06Z","timestamp":1754558406989},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,8,6]],"date-time":"2023-08-06T00:00:00Z","timestamp":1691280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,6]],"date-time":"2023-08-06T00:00:00Z","timestamp":1691280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,8,6]]},"DOI":"10.1109\/mwscas57524.2023.10405939","type":"proceedings-article","created":{"date-parts":[[2024,1,31]],"date-time":"2024-01-31T13:29:15Z","timestamp":1706707755000},"page":"15-19","source":"Crossref","is-referenced-by-count":1,"title":["Neuromorphic Dendritic Synapse Integrating Gated-RRAM"],"prefix":"10.1109","author":[{"given":"Siddharth","family":"Barve","sequence":"first","affiliation":[{"name":"University of Cincinnati,Dept. of Electrical and Computer Engineering,Cincinnati,USA"}]},{"given":"Rashmi","family":"Jha","sequence":"additional","affiliation":[{"name":"University of Cincinnati,Dept. of Electrical and Computer Engineering,Cincinnati,USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/jxcdc.2021.3119489"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0722-5"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ijcnn.2017.7966124"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1177\/1534582302001003003"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1162\/artl_a_00338"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1146\/annurev.neuro.28.061604.135703"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/tgrs.2022.3198124"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2020.3013810"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2020.3028534"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/led.2018.2806188"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3390\/ma12213482"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2017.8268338"}],"event":{"name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2023,8,6]]},"location":"Tempe, AZ, USA","end":{"date-parts":[[2023,8,9]]}},"container-title":["2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10405424\/10405847\/10405939.pdf?arnumber=10405939","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T19:05:29Z","timestamp":1706814329000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10405939\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8,6]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/mwscas57524.2023.10405939","relation":{},"subject":[],"published":{"date-parts":[[2023,8,6]]}}}