{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:28:40Z","timestamp":1730284120063,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,8,6]],"date-time":"2023-08-06T00:00:00Z","timestamp":1691280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,6]],"date-time":"2023-08-06T00:00:00Z","timestamp":1691280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,8,6]]},"DOI":"10.1109\/mwscas57524.2023.10405962","type":"proceedings-article","created":{"date-parts":[[2024,1,31]],"date-time":"2024-01-31T18:29:15Z","timestamp":1706725755000},"page":"816-820","source":"Crossref","is-referenced-by-count":0,"title":["Security of Hardware Generators: Enabling Assurance in High-Level Synthesis"],"prefix":"10.1109","author":[{"given":"Md Rafid","family":"Muttaki","sequence":"first","affiliation":[{"name":"University of Florida,ECE Department,Gainesville,FL,USA,32611"}]},{"given":"Zahin","family":"Ibnat","sequence":"additional","affiliation":[{"name":"University of Florida,ECE Department,Gainesville,FL,USA,32611"}]},{"given":"Shang","family":"Shi","sequence":"additional","affiliation":[{"name":"University of Florida,ECE Department,Gainesville,FL,USA,32611"}]},{"given":"Hadi M","family":"Kamali","sequence":"additional","affiliation":[{"name":"University of Florida,ECE Department,Gainesville,FL,USA,32611"}]},{"given":"Farimah","family":"Farahmandi","sequence":"additional","affiliation":[{"name":"University of Florida,ECE Department,Gainesville,FL,USA,32611"}]}],"member":"263","reference":[{"key":"ref1","volume":"1","author":"Coussy","year":"2010","journal-title":"High-level synthesis"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref3","first-page":"1","article-title":"On learning-based methods for design-space exploration with high-level synthesis","volume-title":"Design Automation Conference (DAC)","author":"Liu","year":"2013"},{"volume-title":"High-Level Synthesis User Guide (UG1399)","author":"Vitis","key":"ref4"},{"volume-title":"High-Level Synthesis Compiler - Intel\u00ae HLS Compiler","key":"ref5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541637"},{"key":"ref7","first-page":"1327","article-title":"Bambu: an open-source research framework for the high-level synthesis of complex applications","author":"Ferrandi","year":"2021","journal-title":"DAC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203809"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240815"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED51717.2021.9424365"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3492345"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3215796"},{"journal-title":"Cryptology ePrint Archive, 2022","article-title":"Advances in logic locking: Past, present, and prospects","author":"Kamali","key":"ref13"},{"key":"ref14","article-title":"Fuzz, penetration, and ai testing for soc security verification: Challenges and solutions","author":"Azar","year":"2022","journal-title":"Cryptology ePrint Archive"},{"key":"ref15","first-page":"579","article-title":"Sharpen: Soc security verification by hardware penetration test","volume-title":"Asia and South Pacific Design Automation Conf (ASP-DAC)","author":"Al-Shaikh","year":"2023"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137024"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"},{"issue":"10","key":"ref18","doi-asserted-by":"crossref","first-page":"1591","DOI":"10.1109\/TCAD.2015.2513673","article-title":"A survey and evaluation of fpga high-level synperiodical tools","volume":"35","author":"Nane","year":"2015","journal-title":"IEEE Transactions on CAD"},{"volume-title":"High-Level Synperiodical: From Algorithm to Digital Circuit","year":"2008","author":"Morawiec","key":"ref19"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/54.329454"},{"key":"ref21","first-page":"330","article-title":"Tutorial on high-level synperiodical","volume-title":"Design Automation Conference (DAC)","author":"McFarland","year":"1988"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00080"},{"issue":"5","key":"ref23","doi-asserted-by":"crossref","first-page":"898","DOI":"10.1109\/TCAD.2018.2834439","article-title":"Are we there yet? a study on the state of high-level synperiodical","volume":"38","author":"Lahti","year":"2018","journal-title":"IEEE Transactions on CAD"},{"issue":"4","key":"ref24","doi-asserted-by":"crossref","first-page":"655","DOI":"10.1109\/TCAD.2016.2597232","article-title":"Tl-hls: methodology for low cost hardware trojan security aware scheduling with optimal loop unrolling factor during high level synperiodical","volume":"36","author":"Sengupta","year":"2016","journal-title":"IEEE Transactions on CAD"},{"key":"ref25","first-page":"1","article-title":"High-level synperiodical with timing-sensitive information flow enforcement","volume-title":"Intl Conference on CAD (ICCAD)","author":"Jiang","year":"2018"},{"issue":"5","key":"ref26","doi-asserted-by":"crossref","first-page":"798","DOI":"10.1109\/TCAD.2018.2834421","article-title":"Tainthls: High-level synperiodical for dynamic information flow tracking","volume":"38","author":"Pilato","year":"2018","journal-title":"IEEE Transactions on CAD"},{"key":"ref27","first-page":"585","article-title":"Sechls: Enabling security awareness in high-level syn-periodical","volume-title":"Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Shi","year":"2023"}],"event":{"name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2023,8,6]]},"location":"Tempe, AZ, USA","end":{"date-parts":[[2023,8,9]]}},"container-title":["2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10405424\/10405847\/10405962.pdf?arnumber=10405962","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T23:52:34Z","timestamp":1706831554000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10405962\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8,6]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/mwscas57524.2023.10405962","relation":{},"subject":[],"published":{"date-parts":[[2023,8,6]]}}}