{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:28:40Z","timestamp":1730284120841,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,8,6]],"date-time":"2023-08-06T00:00:00Z","timestamp":1691280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,6]],"date-time":"2023-08-06T00:00:00Z","timestamp":1691280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,8,6]]},"DOI":"10.1109\/mwscas57524.2023.10405976","type":"proceedings-article","created":{"date-parts":[[2024,1,31]],"date-time":"2024-01-31T18:29:15Z","timestamp":1706725755000},"page":"1088-1092","source":"Crossref","is-referenced-by-count":1,"title":["Benchmarking for Hardware Security: Types, Design Levels, and Limitations"],"prefix":"10.1109","author":[{"given":"Niraj Prasad","family":"Bhatta","sequence":"first","affiliation":[{"name":"Wright state university,Computer science and engineering,Dayton,United states"}]},{"given":"Harshdeep","family":"Singh","sequence":"additional","affiliation":[{"name":"Wright state university,Computer science and engineering,Dayton,United states"}]},{"given":"Fathi","family":"Amsaad","sequence":"additional","affiliation":[{"name":"Wright state university,Computer science and engineering,Dayton,United states"}]}],"member":"263","reference":[{"key":"ref1","article-title":"ENCIDER: Detecting Timing and Cache Side Channels in SGX Enclaves and Cryptographic APIs","author":"Tuba","year":"2022","journal-title":"IEEE Transactions on Dependable and Secure Computing"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST56390.2022.10022108"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474039"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.cose.2019.05.005"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/iSES54909.2022.00096"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST56390.2022.10022234"},{"key":"ref8","first-page":"265","article-title":"MDABench: Customized benchmark generation using MDA","volume":"80.2","author":"Liming","year":"2007","journal-title":"Journal of Systems and Software"},{"key":"ref9","first-page":"1","article-title":"Hierarchical benchmark circuit generation for FPGA architecture evaluation","volume":"11.S2","author":"Cindy","year":"2012","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3178355"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342270"},{"journal-title":"An automated framework for board-level trojan benchmarking","year":"2020","author":"Tamzidul","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.106"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474174"},{"key":"ref15","article-title":"Benchmarking Frequency-Dependent Parasitics of Fine-Pitch Off-Chip I\/Os for 2.5 D and 3D Heterogeneous Integration","volume-title":"IEEE Transactions on Components","author":"Ting","year":"2022"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636090"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.74"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.728919"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/BigComp57234.2023.00075"},{"journal-title":"Robust and efficient elimination of cache and timing side channels","year":"2015","author":"Braun","key":"ref20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2775054.2694372"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3175067"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.cose.2019.05.005"},{"key":"ref24","first-page":"401","article-title":"ASIPAMPIUM: An Efficient ASIP Generator for Low Power Applications","volume":"12.2","author":"Alian","year":"2023","journal-title":"Electronics"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3166675"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2022.3192793"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCES54183.2022.9835923"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-44318-8"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1520\/JFS2003001"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3178355"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HOST55118.2023.10133344"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CCWC57344.2023.10099121"}],"event":{"name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2023,8,6]]},"location":"Tempe, AZ, USA","end":{"date-parts":[[2023,8,9]]}},"container-title":["2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10405424\/10405847\/10405976.pdf?arnumber=10405976","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,2]],"date-time":"2024-02-02T00:11:01Z","timestamp":1706832661000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10405976\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8,6]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/mwscas57524.2023.10405976","relation":{},"subject":[],"published":{"date-parts":[[2023,8,6]]}}}