{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:24:32Z","timestamp":1766067872971,"version":"build-2065373602"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,8,6]],"date-time":"2023-08-06T00:00:00Z","timestamp":1691280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,6]],"date-time":"2023-08-06T00:00:00Z","timestamp":1691280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,8,6]]},"DOI":"10.1109\/mwscas57524.2023.10405980","type":"proceedings-article","created":{"date-parts":[[2024,1,31]],"date-time":"2024-01-31T18:29:15Z","timestamp":1706725755000},"page":"389-393","source":"Crossref","is-referenced-by-count":4,"title":["Design and Implementation of Full Adder Circuit Based on VTM-Logic Gates"],"prefix":"10.1109","author":[{"given":"Farzad","family":"Mozafari","sequence":"first","affiliation":[{"name":"University of Windsor,Department of Electrical and Computer Engineering,Ontario,Canada"}]},{"given":"Majid","family":"Ahmadi","sequence":"additional","affiliation":[{"name":"University of Windsor,Department of Electrical and Computer Engineering,Ontario,Canada"}]},{"given":"Arash","family":"Ahmadi","sequence":"additional","affiliation":[{"name":"Carleton University,Department of Electronics,Ottawa,Ontario,Canada"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2016.2583673"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1063\/1.4852995"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2016.2547842"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2166369"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2012.6331426"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.12.006"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el.2011.3270"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1002\/pssa.201532872"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.12.005"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2504841"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2398217"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937446"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.5604\/01.3001.0012.0697"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS47672.2021.9531835"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.1007\/978-981-10-7901-6_6","article-title":"Performance Comparison of 1-Bit Conventional and Hybrid Full Adder Circuits","volume":"462","author":"Hussain","year":"2018","journal-title":"Advances in Communication, Devices and Networking"}],"event":{"name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2023,8,6]]},"location":"Tempe, AZ, USA","end":{"date-parts":[[2023,8,9]]}},"container-title":["2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10405424\/10405847\/10405980.pdf?arnumber=10405980","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T17:39:56Z","timestamp":1710437996000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10405980\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8,6]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/mwscas57524.2023.10405980","relation":{},"subject":[],"published":{"date-parts":[[2023,8,6]]}}}