{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,2]],"date-time":"2025-10-02T06:14:34Z","timestamp":1759385674107},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,8,6]],"date-time":"2023-08-06T00:00:00Z","timestamp":1691280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,6]],"date-time":"2023-08-06T00:00:00Z","timestamp":1691280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,8,6]]},"DOI":"10.1109\/mwscas57524.2023.10405991","type":"proceedings-article","created":{"date-parts":[[2024,1,31]],"date-time":"2024-01-31T18:29:15Z","timestamp":1706725755000},"page":"360-364","source":"Crossref","is-referenced-by-count":1,"title":["A RISC-V Instruction Set Extension for Flexible Hardware\/Software Protection of Cryptosystems Masked at High Orders"],"prefix":"10.1109","author":[{"given":"Fabrice","family":"Lozachmeur","sequence":"first","affiliation":[{"name":"Universite Bretagne Sud,Thales LAS France SAS and Lab-STICC UMR6285,Lorient,France"}]},{"given":"Arnaud","family":"Tisserand","sequence":"additional","affiliation":[{"name":"CNRS, Lab-STICC UMR6285, hosted at ENSTA Bretagne,Brest,France"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_26"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48059-5_15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i3.202-234"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45146-4_27"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i1.152-174"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-43933-3_21"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15031-9_28"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.2971153"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3548606.3559362"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0052352"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3314221.3314636"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16763-3_5"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-56620-7_20"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-45727-3_11"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_30"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-54669-8_6"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.1145\/2996366.2996426","article-title":"Domain-oriented masking: Compact masked hardware implementations with arbitrary protection order","volume-title":"IACR Cryptology ePrint Archive","author":"Gross","year":"2016"},{"key":"ref19","first-page":"1","article-title":"Protecting RISC-V against side-channel attacks","volume-title":"Proc. Design Automation Conference (DAC)","author":"De Mulder","year":"2019"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-68773-1_11"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i4.283-325"},{"key":"ref22","article-title":"SME: Scalable masking extensions","volume-title":"IACR Cryptology ePrint Archive","author":"Marshall","year":"2021"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i1.109-136"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3022979"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15031-9_3"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.267-292"}],"event":{"name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2023,8,6]]},"location":"Tempe, AZ, USA","end":{"date-parts":[[2023,8,9]]}},"container-title":["2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10405424\/10405847\/10405991.pdf?arnumber=10405991","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,2]],"date-time":"2024-02-02T00:07:07Z","timestamp":1706832427000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10405991\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8,6]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/mwscas57524.2023.10405991","relation":{},"subject":[],"published":{"date-parts":[[2023,8,6]]}}}