{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T11:26:50Z","timestamp":1725708410495},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,8,6]],"date-time":"2023-08-06T00:00:00Z","timestamp":1691280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,6]],"date-time":"2023-08-06T00:00:00Z","timestamp":1691280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,8,6]]},"DOI":"10.1109\/mwscas57524.2023.10406006","type":"proceedings-article","created":{"date-parts":[[2024,1,31]],"date-time":"2024-01-31T18:29:15Z","timestamp":1706725755000},"page":"64-68","source":"Crossref","is-referenced-by-count":0,"title":["Parasitic Extraction Modeling for Standard Cell Library on Intel 4 Technology"],"prefix":"10.1109","author":[{"given":"Digvijay","family":"Rajurkar","sequence":"first","affiliation":[{"name":"Intel Corporation,Hillsboro,OR,USA"}]},{"given":"Vidya Sagar","family":"Reddy Gopala","sequence":"additional","affiliation":[{"name":"Intel Corporation,Santa Clara,CA,USA"}]},{"given":"Srimathi","family":"Govindan","sequence":"additional","affiliation":[{"name":"Intel Corporation,Austin,TX,USA"}]}],"member":"263","reference":[{"journal-title":"Synopsys Inc.","key":"ref1","article-title":"StarRC Custom Rapid3D Extraction White Paper"},{"key":"ref2","first-page":"841","article-title":"Advancements and Challenges on Parasitic Extraction for Advanced Process Technologies","volume-title":"2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Yu"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218515"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218495"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2018.8487070"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/access.2020.3017756"},{"journal-title":"A 7nm FinFET technology featuring EUV patterning and dual strained high mobility channels","first-page":"2.7.1","author":"Ruilong","key":"ref7"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/iitc52079.2022.9881320"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-54298-5"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.372374"},{"key":"ref12","first-page":"871","article-title":"A parasitic extraction method ofVLSI interconnects for pre-route timing analysis","author":"Gong","year":"2010","journal-title":"In Proc. ICCCAS"},{"key":"ref13","first-page":"627","article-title":"Analysis and justification of a simple, practical 21\/2-D capacitance extraction methodology","author":"Cong","year":"1997","journal-title":"In Proc. DAC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2227848"}],"event":{"name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2023,8,6]]},"location":"Tempe, AZ, USA","end":{"date-parts":[[2023,8,9]]}},"container-title":["2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10405424\/10405847\/10406006.pdf?arnumber=10406006","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,2]],"date-time":"2024-02-02T00:21:50Z","timestamp":1706833310000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10406006\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8,6]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/mwscas57524.2023.10406006","relation":{},"subject":[],"published":{"date-parts":[[2023,8,6]]}}}