{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:28:44Z","timestamp":1730284124837,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,8,6]],"date-time":"2023-08-06T00:00:00Z","timestamp":1691280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,6]],"date-time":"2023-08-06T00:00:00Z","timestamp":1691280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"publisher","award":["NS2022047"],"award-info":[{"award-number":["NS2022047"]}],"id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62101252,62022041"],"award-info":[{"award-number":["62101252,62022041"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,8,6]]},"DOI":"10.1109\/mwscas57524.2023.10406016","type":"proceedings-article","created":{"date-parts":[[2024,1,31]],"date-time":"2024-01-31T18:29:15Z","timestamp":1706725755000},"page":"977-981","source":"Crossref","is-referenced-by-count":0,"title":["Hardware-Efficient Accurate and Approximate FPGA Multipliers for Error-Tolerant Applications"],"prefix":"10.1109","author":[{"given":"Haonan","family":"Wang","sequence":"first","affiliation":[{"name":"College of Electronic Information Engineering\/College of Integrated Circuit Nanjing University of Aeronautics and Astronautics,Nanjing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ke","family":"Chen","sequence":"additional","affiliation":[{"name":"College of Electronic Information Engineering\/College of Integrated Circuit Nanjing University of Aeronautics and Astronautics,Nanjing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chenggang","family":"Yan","sequence":"additional","affiliation":[{"name":"College of Electronic Information Engineering\/College of Integrated Circuit Nanjing University of Aeronautics and Astronautics,Nanjing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bi","family":"Wu","sequence":"additional","affiliation":[{"name":"College of Electronic Information Engineering\/College of Integrated Circuit Nanjing University of Aeronautics and Astronautics,Nanjing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weiqiang","family":"Liu","sequence":"additional","affiliation":[{"name":"College of Electronic Information Engineering\/College of Integrated Circuit Nanjing University of Aeronautics and Astronautics,Nanjing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3056337"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2893356"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2022.3145362"},{"volume-title":"vI2. 0","year":"2015","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT56656.2022.9974399"},{"issue":"2","key":"ref6","article-title":"Ultrascale architecture configurable logic block","volume":"5","author":"Xilinx","year":"2017","journal-title":"UG574, v l"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.1998.750853"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1093\/qjmam\/4.2.236"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2015.17"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.3390\/computers5040020"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3065333"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465781"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.12.012"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2988404"},{"issue":"1","key":"ref15","first-page":"87","article-title":"De-sign of high precision low power approximate floating-point multiplier based on partial product probability analysis","volume":"45","author":"Yan","year":"2023","journal-title":"Journal of Electronics & Information Technology"}],"event":{"name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2023,8,6]]},"location":"Tempe, AZ, USA","end":{"date-parts":[[2023,8,9]]}},"container-title":["2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10405424\/10405847\/10406016.pdf?arnumber=10406016","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,2]],"date-time":"2024-02-02T00:11:24Z","timestamp":1706832684000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10406016\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/mwscas57524.2023.10406016","relation":{},"subject":[],"published":{"date-parts":[[2023,8,6]]}}}