{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T00:10:11Z","timestamp":1780445411735,"version":"3.54.1"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,8,6]],"date-time":"2023-08-06T00:00:00Z","timestamp":1691280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,6]],"date-time":"2023-08-06T00:00:00Z","timestamp":1691280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["IUCRC-1916762"],"award-info":[{"award-number":["IUCRC-1916762"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,8,6]]},"DOI":"10.1109\/mwscas57524.2023.10406081","type":"proceedings-article","created":{"date-parts":[[2024,1,31]],"date-time":"2024-01-31T13:29:15Z","timestamp":1706707755000},"page":"511-515","source":"Crossref","is-referenced-by-count":2,"title":["RELUT-GNN: Reverse Engineering Data Path Elements From LUT Netlists Using Graph Neural Networks"],"prefix":"10.1109","author":[{"given":"Kishore","family":"Pula","sequence":"first","affiliation":[{"name":"University of Cincinnati,Digital Design Environments Lab,ECE Department,Cincinnati,Ohio,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aparajithan","family":"Nathamuni Venkatesan","sequence":"additional","affiliation":[{"name":"University of Cincinnati,Digital Design Environments Lab,ECE Department,Cincinnati,Ohio,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ram Venkat","family":"Narayanan","sequence":"additional","affiliation":[{"name":"University of Cincinnati,Digital Design Environments Lab,ECE Department,Cincinnati,Ohio,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sundarakumar","family":"Muthukumaran","sequence":"additional","affiliation":[{"name":"University of Cincinnati,Digital Design Environments Lab,ECE Department,Cincinnati,Ohio,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ranga","family":"Vemuri","sequence":"additional","affiliation":[{"name":"University of Cincinnati,Digital Design Environments Lab,ECE Department,Cincinnati,Ohio,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"John","family":"Emmert","sequence":"additional","affiliation":[{"name":"University of Cincinnati,Digital Design Environments Lab,ECE Department,Cincinnati,Ohio,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IVSW.2017.8031550"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-021-00268-5"},{"key":"ref3","volume-title":"Project X-Ray"},{"key":"ref4","volume-title":"The reference community for Free and Open Source gateware IP cores"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3110807"},{"key":"ref6","article-title":"GraphSAINT: Graph sampling based inductive learning method","author":"Zeng","year":"2019","journal-title":"arXiv preprint"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643498"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1109\/ISQED57927.2023.10129373","volume-title":"Reverse Engineering Word-Level Models from Look-Up Table Netlists","author":"Narayanan","year":"2023"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID57277.2023.00083"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275142"},{"key":"ref11","volume-title":"NetworkX: Network analysis with Python","author":"Hagberg","year":"2020"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i4.309-336"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3310273.3323419"},{"key":"ref14","volume-title":"Vivado Design Suite 7 Series FPGA and Zynq-7000 SoC Libraries Guide (UG953)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805857"}],"event":{"name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","location":"Tempe, AZ, USA","start":{"date-parts":[[2023,8,6]]},"end":{"date-parts":[[2023,8,9]]}},"container-title":["2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10405424\/10405847\/10406081.pdf?arnumber=10406081","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T07:15:58Z","timestamp":1768979758000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10406081\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/mwscas57524.2023.10406081","relation":{},"subject":[],"published":{"date-parts":[[2023,8,6]]}}}