{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:45:05Z","timestamp":1751035505870},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,8,6]],"date-time":"2023-08-06T00:00:00Z","timestamp":1691280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,6]],"date-time":"2023-08-06T00:00:00Z","timestamp":1691280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,8,6]]},"DOI":"10.1109\/mwscas57524.2023.10406114","type":"proceedings-article","created":{"date-parts":[[2024,1,31]],"date-time":"2024-01-31T13:29:15Z","timestamp":1706707755000},"page":"1083-1087","source":"Crossref","is-referenced-by-count":3,"title":["Split Manufacturing Based Secure Hardware Design by BEOL Signal Selection In High Level Synthesis"],"prefix":"10.1109","author":[{"given":"Haimanti","family":"Chakraborty","sequence":"first","affiliation":[{"name":"University of Cincinnati,Department of Electrical and Computer Engineering,Cincinnati,Ohio,USA"}]},{"given":"Ranga","family":"Vemuri","sequence":"additional","affiliation":[{"name":"University of Cincinnati,Department of Electrical and Computer Engineering,Cincinnati,Ohio,USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"crossref","first-page":"333","DOI":"10.1145\/2024724.2024805","article-title":"The state-of-the-art in semiconductor reverse engineering","volume-title":"Proceedings of the 48th Design Automation Conference","author":"Torrance","year":"2011"},{"key":"ref2","article-title":"Split manufacturing method for advanced semiconductor circuits","volume-title":"US Patent 7,195,931","author":"Jarvis","year":"2007"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/HST.2014.6855560"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/HST.2014.6855559"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1007\/978-3-030-73445-9"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.7873\/DATE.2013.261"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/2897937.2898104"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ASPDAC.2017.7858390"},{"volume-title":"ExPRESS Bench","key":"ref9"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TCAD.2021.3056379"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ICCAD.2017.8203796"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/3289156"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TVLSI.2020.2978242"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/157485.164667"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/ISVLSI.2004.1339528"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1145\/3194554.3194564"}],"event":{"name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2023,8,6]]},"location":"Tempe, AZ, USA","end":{"date-parts":[[2023,8,9]]}},"container-title":["2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10405424\/10405847\/10406114.pdf?arnumber=10406114","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T19:22:06Z","timestamp":1706815326000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10406114\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8,6]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/mwscas57524.2023.10406114","relation":{},"subject":[],"published":{"date-parts":[[2023,8,6]]}}}