{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T12:20:56Z","timestamp":1725711656397},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,8,6]],"date-time":"2023-08-06T00:00:00Z","timestamp":1691280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,6]],"date-time":"2023-08-06T00:00:00Z","timestamp":1691280000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,8,6]]},"DOI":"10.1109\/mwscas57524.2023.10406117","type":"proceedings-article","created":{"date-parts":[[2024,1,31]],"date-time":"2024-01-31T13:29:15Z","timestamp":1706707755000},"page":"227-231","source":"Crossref","is-referenced-by-count":0,"title":["SRAM Vmin Scaling via Negative Wordline"],"prefix":"10.1109","author":[{"given":"Anoop","family":"Gopinath","sequence":"first","affiliation":[{"name":"Indiana University-Purdue University Indianapolis,Department of Electrical and Computer Engineering,Indianapolis,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Trond","family":"Ytterdal","sequence":"additional","affiliation":[{"name":"Norwegian University of Science and Technology,Department of Electronic Systems,Trondheim,Norway"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Avinash","family":"Yadav","sequence":"additional","affiliation":[{"name":"Indiana University-Purdue University Indianapolis,Department of Electrical and Computer Engineering,Indianapolis,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Lee","sequence":"additional","affiliation":[{"name":"Indiana University-Purdue University Indianapolis,Department of Electrical and Computer Engineering,Indianapolis,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maher","family":"Rizkalla","sequence":"additional","affiliation":[{"name":"Indiana University-Purdue University Indianapolis,Department of Electrical and Computer Engineering,Indianapolis,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mukesh","family":"Kumar","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Indore,Department of Electrical Engineering,Indore,India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2012.2231015"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090795"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2012.6176988"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2009.2029114"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2012.2205693"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2015.7063052"},{"key":"ref7","article-title":"Advanced SRAM","author":"Gupta","year":"2021","journal-title":"Lecture slides in ECE695 Advanced VLSI Design, Purdue University West Lafayette"},{"volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective (4th. ed.)","author":"Weste","key":"ref8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2004329"},{"key":"ref10","first-page":"655","article-title":"Erratic fluctuations of SRAM cache at the 90 nm process technology node","author":"Agostinelli","year":"2005","journal-title":"IEDM Tech. Dig."},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/tdmr.2007.907409"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2006.888767"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/iccd.2011.6081419"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.65707"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/82.673643"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.matpr.2021.10.327"},{"key":"ref17","article-title":"Re-configurable Negative Bit Line Collapsed Supply Write Assist for 9T-ST SRAM cell","author":"Ganesh","year":"2022","journal-title":"Research Square"}],"event":{"name":"2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2023,8,6]]},"location":"Tempe, AZ, USA","end":{"date-parts":[[2023,8,9]]}},"container-title":["2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10405424\/10405847\/10406117.pdf?arnumber=10406117","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T18:49:44Z","timestamp":1706813384000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10406117\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8,6]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/mwscas57524.2023.10406117","relation":{},"subject":[],"published":{"date-parts":[[2023,8,6]]}}}