{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,25]],"date-time":"2025-12-25T07:25:34Z","timestamp":1766647534720,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,8,11]],"date-time":"2024-08-11T00:00:00Z","timestamp":1723334400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,8,11]],"date-time":"2024-08-11T00:00:00Z","timestamp":1723334400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,8,11]]},"DOI":"10.1109\/mwscas60917.2024.10658656","type":"proceedings-article","created":{"date-parts":[[2024,9,16]],"date-time":"2024-09-16T17:34:29Z","timestamp":1726508069000},"page":"211-217","source":"Crossref","is-referenced-by-count":2,"title":["M-Path Non-Maximally Decimated Analysis Channelizer Implemented with 3M\/4 Resampling Commutator"],"prefix":"10.1109","author":[{"given":"Fred","family":"Harris","sequence":"first","affiliation":[{"name":"UCSD,La Jolla,CA,USA,92093-0407"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hai","family":"Morgenstern","sequence":"additional","affiliation":[{"name":"Hod Hasharan,Israel,4524075"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eviatar","family":"Ohayon","sequence":"additional","affiliation":[{"name":"Hod Hasharan,Israel,4524075"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"volume-title":"Multirate Signal Processing for Communication Systems","year":"2021","author":"Harris","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/icdsp.2017.8096064"},{"volume-title":"Design of a power Efficient Low-Complexity Reconfigurable Non-maximally Decimated Filter Bankfor High-Resolution Wideband Channels, Circuits, Sysems, and Signal Processing","year":"2018","author":"Sudharman","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/icdsp.2014.6900809"},{"issue":"3","key":"ref5","first-page":"481","volume":"71","author":"Harris","year":"2012","journal-title":"Polyphase Analysis Filter Bank Down-Converts Unequal Channel Bandwidths with Arbitrary Center Frequencies, Springer Journal Analog Integrated Circuits and Signal Processing"},{"issue":"1","key":"ref6","first-page":"54","volume":"10","author":"Awan","year":"2012","journal-title":"Hardware Architectures for Analysis of Polyphase Filter banks Performing Embedded Resampling for Software Defined Radio Front Ends, Special Issue on Digital Front End and RF Processing for ZTE Communications: An International Journal"},{"volume-title":"Time and Power Optimization in FPGA Based Architectures for Polyphase Channelizers, 45-th Annual Asilomar Conference on Signals, Systems, and Computers","author":"Awan","key":"ref7"}],"event":{"name":"2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2024,8,11]]},"location":"Springfield, MA, USA","end":{"date-parts":[[2024,8,14]]}},"container-title":["2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10654782\/10654792\/10658656.pdf?arnumber=10658656","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,20]],"date-time":"2024-09-20T06:23:37Z","timestamp":1726813417000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10658656\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8,11]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/mwscas60917.2024.10658656","relation":{},"subject":[],"published":{"date-parts":[[2024,8,11]]}}}