{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,18]],"date-time":"2024-09-18T07:40:12Z","timestamp":1726645212932},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,8,11]],"date-time":"2024-08-11T00:00:00Z","timestamp":1723334400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,8,11]],"date-time":"2024-08-11T00:00:00Z","timestamp":1723334400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,8,11]]},"DOI":"10.1109\/mwscas60917.2024.10658662","type":"proceedings-article","created":{"date-parts":[[2024,9,16]],"date-time":"2024-09-16T17:34:29Z","timestamp":1726508069000},"page":"42-46","source":"Crossref","is-referenced-by-count":0,"title":["A Generalized Multi-Level Structure for High-Precision Binary Decoders"],"prefix":"10.1109","author":[{"given":"Maxwell","family":"Phillips","sequence":"first","affiliation":[{"name":"Ohio Northern University,Department of Electrical and Computer Engineering and Computer Science,Ada,OH,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Ammar","sequence":"additional","affiliation":[{"name":"Ohio Northern University,Department of Electrical and Computer Engineering and Computer Science,Ada,OH,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Firas","family":"Hassan","sequence":"additional","affiliation":[{"name":"Ohio Northern University,Department of Electrical and Computer Engineering and Computer Science,Ada,OH,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS47672.2021.9531809"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS57524.2023.10405960"},{"key":"ref3","volume-title":"Digital Design and Computer Architecture: RISC- V Edition","author":"Harris","year":"2022"},{"key":"ref4","volume-title":"Lecture-4: Modular Combinational Logic","author":"Z\u00e1ruba","year":"2012"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCCT.2014.7019253"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2670539"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2868368"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998407"},{"key":"ref9","volume-title":"The On-Line Encyclopedia of Integer Sequences. A001787"}],"event":{"name":"2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)","location":"Springfield, MA, USA","start":{"date-parts":[[2024,8,11]]},"end":{"date-parts":[[2024,8,14]]}},"container-title":["2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10654782\/10654792\/10658662.pdf?arnumber=10658662","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,18]],"date-time":"2024-09-18T06:29:27Z","timestamp":1726640967000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10658662\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8,11]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/mwscas60917.2024.10658662","relation":{},"subject":[],"published":{"date-parts":[[2024,8,11]]}}}