{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T04:44:03Z","timestamp":1754109843369},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,8,11]],"date-time":"2024-08-11T00:00:00Z","timestamp":1723334400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,8,11]],"date-time":"2024-08-11T00:00:00Z","timestamp":1723334400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,8,11]]},"DOI":"10.1109\/mwscas60917.2024.10658786","type":"proceedings-article","created":{"date-parts":[[2024,9,16]],"date-time":"2024-09-16T17:34:29Z","timestamp":1726508069000},"page":"282-285","source":"Crossref","is-referenced-by-count":2,"title":["An FPGA-Accelerated Platform for Post-FEC BER Analysis of 200 Gb\/s Wireline Systems"],"prefix":"10.1109","author":[{"given":"Richard","family":"Barrie","sequence":"first","affiliation":[{"name":"University of Toronto,Department of Electrical and Computer Engineering,Toronto,Canada"}]},{"given":"Ming","family":"Yang","sequence":"additional","affiliation":[{"name":"University of Toronto,Department of Electrical and Computer Engineering,Toronto,Canada"}]},{"given":"Hossein","family":"Shakiba","sequence":"additional","affiliation":[{"name":"Huawei Technologies Canada,Markham,Canada"}]},{"given":"Anthony Chan","family":"Carusone","sequence":"additional","affiliation":[{"name":"University of Toronto,Department of Electrical and Computer Engineering,Toronto,Canada"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1979.11409"},{"key":"ref2","volume-title":"Error Propagation Analysis of MLSE","author":"Shakiba","year":"2023"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2023.3324602"},{"key":"ref4","first-page":"1","article-title":"IEEE Standard for Ethernet Amendment 4: Physical Layer Specifications and Management Parameters for 100 Gb\/s, 200 Gb\/s, and 400 Gb\/s Electrical Interfaces Based on 100 Gb\/s Signaling","year":"2022","journal-title":"IEEE Std 802.3ck-2022"},{"key":"ref5","volume-title":"Concatenated FEC baseline proposal for 200Gb\/s per lane IM-DD Optical PMD","year":"2023"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2943569"},{"key":"ref7","article-title":"Statistical BER Analysis of Concatenated FEC in Multi-Part Links","author":"Barrie","year":"2023","journal-title":"Designcon 2023, Santa Clara, CA"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4899-2174-1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3286803"},{"key":"ref10","volume-title":"Proposal for BER budget allocation for AUIs in Type 1 and Type 2 PHYs","year":"2023"}],"event":{"name":"2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)","location":"Springfield, MA, USA","start":{"date-parts":[[2024,8,11]]},"end":{"date-parts":[[2024,8,14]]}},"container-title":["2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10654782\/10654792\/10658786.pdf?arnumber=10658786","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,19]],"date-time":"2024-09-19T07:06:31Z","timestamp":1726729591000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10658786\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8,11]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/mwscas60917.2024.10658786","relation":{},"subject":[],"published":{"date-parts":[[2024,8,11]]}}}