{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T01:03:24Z","timestamp":1775005404515,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,8,11]],"date-time":"2024-08-11T00:00:00Z","timestamp":1723334400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,8,11]],"date-time":"2024-08-11T00:00:00Z","timestamp":1723334400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,8,11]]},"DOI":"10.1109\/mwscas60917.2024.10658829","type":"proceedings-article","created":{"date-parts":[[2024,9,16]],"date-time":"2024-09-16T17:34:29Z","timestamp":1726508069000},"page":"1096-1100","source":"Crossref","is-referenced-by-count":5,"title":["A Comparative Analysis of Neuromorphic Neuron Circuits for Enhanced Power Efficiency and Spiking Frequency in 22nm CMOS Technology"],"prefix":"10.1109","author":[{"given":"Raiyan","family":"Siddique","sequence":"first","affiliation":[{"name":"Olin College of Engineering,Needham,MA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Eftimie","sequence":"additional","affiliation":[{"name":"Olin College of Engineering,Needham,MA,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yaser Mike","family":"Banad","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, University of Oklahoma,Norman,OK,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3571155"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS52662.2022.9842088"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2017.00123"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2019.01.002"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2005.860850"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2012.6252600"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2011.2174152"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2007.12.037"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/DTIP.2019.8752699","article-title":"Energy efficient fj\/spike LTS e-neuron using 55-nm node","volume-title":"2019 32nd Symposium on Integrated Circuits and Systems Design (SBCCI)","author":"Ferreira","year":"2019"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00053"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.2009.5280845"}],"event":{"name":"2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)","location":"Springfield, MA, USA","start":{"date-parts":[[2024,8,11]]},"end":{"date-parts":[[2024,8,14]]}},"container-title":["2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10654782\/10654792\/10658829.pdf?arnumber=10658829","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,21]],"date-time":"2024-09-21T06:10:15Z","timestamp":1726899015000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10658829\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8,11]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/mwscas60917.2024.10658829","relation":{},"subject":[],"published":{"date-parts":[[2024,8,11]]}}}