{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T10:29:48Z","timestamp":1730284188652,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,8,11]],"date-time":"2024-08-11T00:00:00Z","timestamp":1723334400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,8,11]],"date-time":"2024-08-11T00:00:00Z","timestamp":1723334400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,8,11]]},"DOI":"10.1109\/mwscas60917.2024.10658848","type":"proceedings-article","created":{"date-parts":[[2024,9,16]],"date-time":"2024-09-16T17:34:29Z","timestamp":1726508069000},"page":"893-897","source":"Crossref","is-referenced-by-count":0,"title":["IBM z16 Modular Scalable Cache Hierarchy and Future Concept Applications"],"prefix":"10.1109","author":[{"given":"Craig R.","family":"Walters","sequence":"first","affiliation":[{"name":"IBM,Poughkeepsie,NY"}]}],"member":"263","reference":[{"key":"ref1","article-title":"The >5GHz next generation IBM Z processor chip","volume-title":"IEEE Hot Chips 33","author":"Jacobi","year":"2021"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/MM.2022.3193642"},{"key":"ref3","article-title":"New Innovations: An Introduction to the z16 processor cache hierarchy from a performance perspective","volume-title":"SHARE Conference","author":"Walters","year":"2023"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ISSCC42614.2022.9731541"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/3470496.3533042"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1147\/JRD.2020.3008119"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1147\/JRD.2018.2798718"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1147\/JRD.2015.2418591"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1147\/JRD.2015.2428591"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ISCA45697.2020.00012"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185232"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/HPCA57654.2024.00080"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/1787275.1787314"},{"author":"Bronson","journal-title":"Patent No. US9292445B2, U.S. Patent and Trademark Office","article-title":"Non-data inclusive coherent (NIC) directory cache","key":"ref14"},{"key":"ref15","article-title":"3 Ways 3D chip tech is upending computing","volume-title":"IEEE Spectrum","volume":"16","author":"Moore","year":"2022"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/HPCA.2014.6835959"}],"event":{"name":"2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2024,8,11]]},"location":"Springfield, MA, USA","end":{"date-parts":[[2024,8,14]]}},"container-title":["2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10654782\/10654792\/10658848.pdf?arnumber=10658848","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,19]],"date-time":"2024-09-19T06:52:03Z","timestamp":1726728723000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10658848\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8,11]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/mwscas60917.2024.10658848","relation":{},"subject":[],"published":{"date-parts":[[2024,8,11]]}}}