{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:34:23Z","timestamp":1762032863255},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1109\/nabic.2009.5393744","type":"proceedings-article","created":{"date-parts":[[2010,1,26]],"date-time":"2010-01-26T17:36:43Z","timestamp":1264527403000},"page":"1367-1372","source":"Crossref","is-referenced-by-count":3,"title":["ILP based leakage optimization during nano-CMOS RTL synthesis: A DOXCMOS Versus DTCMOS perspective"],"prefix":"10.1109","author":[{"given":"Saraju P.","family":"Mohanty","sequence":"first","affiliation":[]},{"given":"Bijaya K.","family":"Panigrahi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.103"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065634"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(94)00269-L"},{"key":"ref13","article-title":"Direct Tunneling Current Model for Circuit Simulation","author":"choi","year":"1999","journal-title":"Proceedings of International Electron Devices Meeting"},{"key":"ref14","first-page":"201","article-title":"New Paradigm of Predictive MOSFET and Interconnect Modeling for Early Circuit Design","author":"cao","year":"2000","journal-title":"Proceedings of the IEEE Custom Integrated Circuits Conference"},{"journal-title":"Berkley Short-Channel Insulated-Gate Model (BSIM4)","year":"0","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228851"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.1261850"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045084"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.118"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.816145"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240935"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808436"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.107"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.39"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183153"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.827568"},{"journal-title":"Low-Power High-Level Synthesis for Nanoscale CMOS Circuits","year":"2008","author":"mohanty","key":"ref21"}],"event":{"name":"2009 World Congress on Nature & Biologically Inspired Computing (NaBIC)","start":{"date-parts":[[2009,12,9]]},"location":"Coimbatore, India","end":{"date-parts":[[2009,12,11]]}},"container-title":["2009 World Congress on Nature & Biologically Inspired Computing (NaBIC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5377996\/5393306\/05393744.pdf?arnumber=5393744","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T00:42:41Z","timestamp":1489884161000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5393744\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/nabic.2009.5393744","relation":{},"subject":[],"published":{"date-parts":[[2009]]}}}