{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,13]],"date-time":"2024-08-13T05:50:17Z","timestamp":1723528217954},"reference-count":54,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/nanoarch.2007.4400857","type":"proceedings-article","created":{"date-parts":[[2007,12,18]],"date-time":"2007-12-18T19:55:27Z","timestamp":1198007727000},"source":"Crossref","is-referenced-by-count":4,"title":["Improving nanoelectronic designs using a statistical approach to identify key parameters in circuit level SEU simulations"],"prefix":"10.1109","author":[{"given":"Drew C.","family":"Ness","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian J.","family":"Hescott","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David J.","family":"Lilja","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/23.556861"},{"key":"36","doi-asserted-by":"crossref","DOI":"10.1109\/OLT.2003.1214376","article-title":"a model for transient fault propagation in combinational logic","author":"omana","year":"2003","journal-title":"IEEE International On-Line Testing Symposium"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2003.1197722"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.858334"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853451"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.2307\/2332195"},{"key":"38","year":"0"},{"key":"43","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"42","article-title":"international technology roadmap for semiconductors","year":"0","journal-title":"Journal of Documentation"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251220"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1109\/23.819093"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2004.1347862"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.852319"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1982.4336490"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1198\/00401700152404318"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382553"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882592"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.35"},{"key":"29","author":"montgomery","year":"2001","journal-title":"Design and Analysis of Experiments"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"2","year":"0"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465256"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028901"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1080\/08982119708919145"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233542"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2005.49"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/1081081.1081103"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19990197"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228843"},{"key":"9","first-page":"719","article-title":"fast timing simulation of transient faults in digital circuits","author":"dharchoudhury","year":"1994","journal-title":"ICCAD '94 Proceedings of the 1994 IEEE\/ACM international conference on Computer-aided design"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1225959"},{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.884353"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.897517"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/23.45440"},{"key":"15","year":"0"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0119"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147105"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"12","author":"dunga","year":"0","journal-title":"Bsim4 6 1 mosfet model-user's manual Document"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268909"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2002.1039672"},{"key":"49","year":"0"},{"key":"48","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds:20050210"},{"key":"45","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.855684"},{"key":"44","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.1994.307864"},{"key":"47","article-title":"soft error rate analysis for combinational logic using an accurate electrical masking model","author":"wang","year":"2007","journal-title":"Proc Int'l Conf VLSI Design"},{"key":"46","article-title":"an accurate and efficient model of electrical masking effect for soft errors in combinational logic","author":"wang","year":"2006","journal-title":"SELSE 2nd Workshop on System Effects of Logic Soft Errors"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876104"},{"key":"51","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.91"},{"key":"52","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382551"},{"key":"53","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853696"},{"key":"54","doi-asserted-by":"publisher","DOI":"10.1147\/rd.421.0117"},{"key":"50","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996804"}],"event":{"name":"2007 IEEE International Symposium on Nanoscale Architectures","location":"San Jose, CA, USA","start":{"date-parts":[[2007,10,21]]},"end":{"date-parts":[[2007,10,22]]}},"container-title":["2007 IEEE International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4400848\/4400849\/04400857.pdf?arnumber=4400857","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T02:17:17Z","timestamp":1497752237000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4400857\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":54,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2007.4400857","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}