{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T19:33:45Z","timestamp":1725392025959},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/nanoarch.2007.4400861","type":"proceedings-article","created":{"date-parts":[[2007,12,18]],"date-time":"2007-12-18T19:55:27Z","timestamp":1198007727000},"page":"77-84","source":"Crossref","is-referenced-by-count":1,"title":["Design of high-yield defect-tolerant self-assembled nanoscale memories"],"prefix":"10.1109","author":[{"family":"Girish Venkatasubramanian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Oscar Boykin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renato J.","family":"Figueiredo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2006.877431"},{"key":"15","article-title":"proofreading tile sets: error correction for algorithmic self-assembly","author":"winfree","year":"2003","journal-title":"Proc 9th International Meeting on DMA based Computers"},{"key":"16","doi-asserted-by":"crossref","first-page":"356","DOI":"10.1109\/DFTVS.2004.1347860","article-title":"modeling yield of carbon-nanotube\/ silicon-nanowire fet-based nanoarray architecture with hhot addressing schemes","author":"zhang","year":"2004","journal-title":"Proc Int Symp Defect and Fault Tolerance in VLSI Systems"},{"year":"0","key":"13"},{"key":"14","first-page":"298","article-title":"a nanoscale memory interface scheme based on hierarchical memory mapping","author":"venkalasubramanian","year":"2006","journal-title":"Proc IEEE Nanotechnology Conf"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/24.52622"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818327"},{"key":"3","article-title":"error free self assembly with error prone tiles","author":"chen","year":"2004","journal-title":"Proc 10th International Meeting on DMA based Computers"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0184"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167569"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0196"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2004.1347829"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1021\/jp010540y"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493968"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1063\/1.882658"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2004.824011"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDER.2005.1546705"}],"event":{"name":"IEEE International Symposium on Nanoscale Architectures, 2007","start":{"date-parts":[[2007,10,21]]},"location":"San Jose, CA","end":{"date-parts":[[2007,10,22]]}},"container-title":["2007 IEEE International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4400848\/4400849\/04400861.pdf?arnumber=4400861","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T02:17:17Z","timestamp":1497752237000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4400861\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2007.4400861","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}