{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,3]],"date-time":"2026-10-03T11:37:07Z","timestamp":1791027427540,"version":"4.1.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/nanoarch.2007.4400864","type":"proceedings-article","created":{"date-parts":[[2007,12,18]],"date-time":"2007-12-18T14:55:27Z","timestamp":1197989727000},"page":"101-108","source":"Crossref","is-referenced-by-count":12,"title":["Combining 2-level logic families in grid-based nanoscale fabrics"],"prefix":"10.1109","author":[{"family":"Teng Wang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Pritish Narayanan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Csaba Andras Moritz","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1063\/1.1755846"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1147\/rd.62.0200"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1002\/1439-7641(20020617)3:6<519::AID-CPHC519>3.0.CO;2-2"},{"key":"15","year":"0"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1063\/1.1794351"},{"key":"13","first-page":"619","article-title":"wire-streaming processors on 2-d nanowire fabrics","volume":"2","author":"wang","year":"2005","journal-title":"Proceedings of Nanotech 2005"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.92"},{"key":"11","doi-asserted-by":"crossref","first-page":"503","DOI":"10.1145\/977091.977161","article-title":"opportunities and challenges in application-tuned circuits and architectures based on nanodevices","author":"wang","year":"2004","journal-title":"Proceedings of the 1st ACM International Conference on Computing Frontiers"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1021\/nl0345062"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/39\/21\/R01"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1126\/science.291.5504.630"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1021\/nl049461z"},{"key":"2","doi-asserted-by":"crossref","first-page":"1313","DOI":"10.1126\/science.1066192","article-title":"logic gates and computation from assembled nanowire building blocks","volume":"294","author":"huang","year":"2001","journal-title":"Science"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1021\/jp0009305"},{"key":"10","article-title":"latching on the wire and pipelining in nanoscale designs","author":"moritz","year":"2004","journal-title":"Proceedings of the 3rd Non-Silicon Computing Workshop (NSC-3)"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907839"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-31514-4_17"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/NANONET.2006.346223"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1038\/nature02674"},{"key":"9","article-title":"combining circuit level and system level techniques for defect-tolerant nanoscale architectures","author":"wang","year":"2006","journal-title":"Proceedings of the 2nd IEEE International Workshop on Defect and Fault Tolerant Nanoscale Architectures (NanoArch)"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2006.1717093"}],"event":{"name":"2007 IEEE International Symposium on Nanoscale Architectures","location":"San Jose, CA, USA","start":{"date-parts":[[2007,10,21]]},"end":{"date-parts":[[2007,10,22]]}},"container-title":["2007 IEEE International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4400848\/4400849\/04400864.pdf?arnumber=4400864","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,20]],"date-time":"2024-02-20T09:44:41Z","timestamp":1708422281000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4400864\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/nanoarch.2007.4400864","relation":{},"subject":[],"published":{"date-parts":[[2007,10]]}}}